English
Related papers

Related papers: Scalable data concentrator with baseline interconn…

200 papers

While neural network quantization effectively reduces the cost of matrix multiplications, aggressive quantization can expose non-matrix-multiply operations as significant performance and resource bottlenecks on embedded systems. Addressing…

The OpenFlow-based SDN is widely studied to better network performance through planning fine-grained paths. However, being designed to configure path hop-by-hop, it faces the scalability issue that both the flow table overhead and path…

Networking and Internet Architecture · Computer Science 2017-04-28 Long Luo , Hongfang Yu , Shouxi Luo

With increasing data and model complexities, the time required to train neural networks has become prohibitively large. To address the exponential rise in training time, users are turning to data parallel neural networks (DPNN) to utilize…

Machine Learning · Computer Science 2022-02-09 Daniel Coquelin , Charlotte Debus , Markus Götz , Fabrice von der Lehr , James Kahn , Martin Siggel , Achim Streit

Data loading can dominate deep neural network training time on large-scale systems. We present a comprehensive study on accelerating data loading performance in large-scale distributed training. We first identify performance and scalability…

Machine Learning · Computer Science 2020-02-20 Chih-Chieh Yang , Guojing Cong

FPGAs have become emerging computing infrastructures for accelerating applications in datacenters. Meanwhile, high-level synthesis (HLS) tools have been proposed to ease the programming of FPGAs. Even with HLS, irregular data-intensive…

Hardware Architecture · Computer Science 2021-05-11 Xinyu Chen , Hongshi Tan , Yao Chen , Bingsheng He , Weng-Fai Wong , Deming Chen

Binarized neural networks (BNNs) are gaining interest in the deep learning community due to their significantly lower computational and memory cost. They are particularly well suited to reconfigurable logic devices, which contain an…

Computer Vision and Pattern Recognition · Computer Science 2017-01-30 Nicholas J. Fraser , Yaman Umuroglu , Giulio Gambardella , Michaela Blott , Philip Leong , Magnus Jahre , Kees Vissers

Domain Adaptation (DA) aims to leverage the knowledge learned from a source domain with ample labeled data to a target domain with unlabeled data only. Most existing studies on DA contribute to learning domain-invariant feature…

Computer Vision and Pattern Recognition · Computer Science 2022-10-04 Xiyu Wang , Pengxin Guo , Yu Zhang

With the increasing physical event rate and number of electronic channels, traditional readout scheme meets the challenge of improving readout speed caused by the limited bandwidth of crate backplane. In this paper, a high-speed data…

Instrumentation and Detectors · Physics 2014-10-23 Huang Xi-Ru , Cao Ping , Gao Li-Wei , Zheng Jia-Jun

The XENON1T liquid xenon time projection chamber is the most sensitive detector built to date for the measurement of direct interactions of weakly interacting massive particles with normal matter. The data acquisition system (DAQ) is…

Instrumentation and Detectors · Physics 2019-08-08 E. Aprile , J. Aalbers , F. Agostini , M. Alfonsi , L. Althueser , F. D. Amaro , V. C. Antochi , F. Arneodo , D. Barge , L. Baudis , B. Bauermeister , L. Bellagamba , M. L. Benabderrahmane , T. Berger , P. A. Breur , A. Brown , E. Brown , S. Bruenner , G. Bruno , R. Budnik , L. Bütikofer , C. Capelli , J. M. R. Cardoso , D. Cichon , D. Coderre , A. P. Colijn , J. Conrad , J. P. Cussonneau , M. P. Decowski , P. de Perio , P. Di Gangi , A. Di Giovanni , S. Diglio , A. Elykov , G. Eurin , J. Fei , A. D. Ferella , A. Fieguth , W. Fulgione , P. Gaemers , A. Gallo Rosso , M. Galloway , F. Gao , M. Garbini , L. Grandi , Z. Greene , C. Hasterok , E. Hogenbirk , J. Howlett , M. Iacovacci , R. Itay , F. Joerg , S. Kazama , A. Kish , M. Kobayashi , G. Koltman , A. Kopec , H. Landsman , R. F. Lang , L. Levinson , Q. Lin , S. Lindemann , M. Lindner , F. Lombardi , J. A. M. Lopes , E. López Fune , C. Macolino , J. Mahlstedt , A. Manfredini , F. Marignetti , T. Marrodán Undagoitia , J. Masbou , D. Masson , S. Mastroianni , M. Messina , K. Micheneau , K. Miller , A. Molinario , K. Morå , Y. Mosbacher , M. Murra , J. Naganoma , K. Ni , U. Oberlack , K. Odgers , B. Pelssers , R. Peres , F. Piastra , J. Pienaar , V. Pizzella , G. Plante , R. Podviianiuk , H. Qiu , D. Ramírez García , S. Reichard , B. Riedel , A. Rocchetti , N. Rupp , J. M. F. dos Santos , G. Sartorelli , N. Šarčević , M. Scheibelhut , S. Schindler , J. Schreiner , D. Schulte , M. Schumann , L. Scotto Lavina , M. Selvi , P. Shagin , E. Shockley , M. Silva , H. Simgen , C. Therreau , D. Thers , F. Toschi , G. Trinchero , C. D. Tunnell , N. Upole , M. Vargas , G. Volta , O. Wack , H. Wang , Y. Wei , C. Weinheimer , D. Wenz , C. Wittweg , J. Wulf , J. Ye , Y. Zhang , T. Zhu , J. P. Zopounidis , M. Pieracci , C. Tintori

Modern DAQ systems typically use the FPGA-based PCIe cards to concentrate and deliver the data to a computer used as an entry node of the data processing network. This paper presents a QEMU-based methodology for the co-development of the…

Instrumentation and Detectors · Physics 2023-09-28 Wojciech M. Zabołotny

An online resource scheduling framework is proposed for minimizing the sum of weighted task latency for all the Internet of things (IoT) users, by optimizing offloading decision, transmission power and resource allocation in the large-scale…

Machine Learning · Computer Science 2020-04-16 Feibo Jiang , Kezhi Wang , Li Dong , Cunhua Pan , Kun Yang

Distribution network reconfiguration (DNR) has proved to be an economical and effective way to improve the reliability of distribution systems. As optimal network configuration depends on system operating states (e.g., loads at each node),…

Systems and Control · Electrical Eng. & Systems 2023-05-03 Mukesh Gautam , Narayan Bhusal , Mohammed Benidris

Data assimilation (DA) is integrated with machine learning in order to perform entirely data-driven online state estimation. To achieve this, recurrent neural networks (RNNs) are implemented as surrogate models to replace key components of…

The exponential emergence of Field Programmable Gate Array (FPGA) has accelerated the research of hardware implementation of Deep Neural Network (DNN). Among all DNN processors, domain specific architectures, such as, Google's Tensor…

Hardware Architecture · Computer Science 2022-02-15 Rourab Paul , Sreetama Sarkar , Suman Sau , Koushik Chakraborty , Sanghamitra Roy , Amlan Chakrabarti

The data acquisition system (DAQ) of the future Cherenkov Telescope Array (CTA) must be ef- ficient, modular and robust to be able to cope with the very large data rate of up to 550 Gbps coming from many telescopes with different…

Instrumentation and Methods for Astrophysics · Physics 2019-08-14 Etienne Lyard , Roland Walter , Karl Kosack , Jean Jacquemier , Igor Oya , Peter Wegner , Matthias Fuessling , Xin Wu

Systolic Array (SA) architectures are well suited for accelerating matrix multiplications through the use of a pipelined array of Processing Elements (PEs) communicating with local connections and pre-orchestrated data movements. Even…

Hardware Architecture · Computer Science 2023-09-11 C. Peltekis , D. Filippas , G. Dimitrakopoulos , C. Nicopoulos

Multi-head attention layers, as used in the Transformer neural sequence model, are a powerful alternative to RNNs for moving information across and between sequences. While training these layers is generally fast and simple, due to…

Neural and Evolutionary Computing · Computer Science 2019-11-07 Noam Shazeer

Many studies have been conducted to improve the efficiency of Transformer from quadric to linear. Among them, the low-rank-based methods aim to learn the projection matrices to compress the sequence length. However, the projection matrices…

Machine Learning · Computer Science 2022-11-30 Bosheng Qin , Juncheng Li , Siliang Tang , Yueting Zhuang

Multimodal stacks that mix ViTs, CNNs, GNNs, and transformer NLP strain embedded platforms because their compute/memory patterns diverge and hard real-time targets leave little slack. TRINE is a single-bitstream FPGA accelerator and…

Hardware Architecture · Computer Science 2026-03-25 Hyunwoo Oh , Hanning Chen , Sanggeon Yun , Yang Ni , Suyeon Jang , Behnam Khaleghi , Fei Wen , Mohsen Imani

This paper presents a distributed beamforming framework for a constellation of airborne platform stations (APSs) in a massive Multiple-Input and Multiple-Output (MIMO) non-terrestrial network (NTN) that targets the downlink sum-rate…

Signal Processing · Electrical Eng. & Systems 2026-01-01 Hesam Khoshkbari , Georges Kaddoum , Omid Abbasi , Bassant Selim , Halim Yanikomeroglu