English
Related papers

Related papers: PATRONoC: Parallel AXI Transport Reducing Overhead…

200 papers

The new generation of domain-specific AI accelerators is characterized by rapidly increasing demands for bulk data transfers, as opposed to small, latency-critical cache line transfers typical of traditional cache-coherent systems. In this…

Hardware Architecture · Computer Science 2025-03-28 Tim Fischer , Michael Rogenmoser , Thomas Benz , Frank K. Gürkaynak , Luca Benini

The increasing popularity of deep neural network (DNN) applications demands high computing power and efficient hardware accelerator architecture. DNN accelerators use a large number of processing elements (PEs) and on-chip memory for…

Machine Learning · Computer Science 2022-04-28 Binayak Tiwari , Mei Yang , Xiaohang Wang , Yingtao Jiang

Meeting the staggering bandwidth requirements of today's applications challenges the traditional narrow and serialized NoCs, which hit hard bounds on the maximum operating frequency. This paper proposes FlooNoC, an open-source, low-latency,…

Hardware Architecture · Computer Science 2023-08-29 Tim Fischer , Michael Rogenmoser , Matheus Cavalcante , Frank K. Gürkaynak , Luca Benini

A key challenge in on-chip interconnect design is to scale up bandwidth while maintaining low latency and high area efficiency. 2D-meshes scale with low wiring area and congestion overhead; however, their end-to-end latency increases with…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-08-05 Yichao Zhang , Zexin Fu , Tim Fischer , Yinrong Li , Marco Bertuletti , Luca Benini

The rising use of deep learning and other big-data algorithms has led to an increasing demand for hardware platforms that are computationally powerful, yet energy-efficient. Due to the amount of data parallelism in these algorithms,…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-10-08 Biresh Kumar Joardar , Ryan Gary Kim , Janardhan Rao Doppa , Partha Pratim Pande , Diana Marculescu , Radu Marculescu

In the last few years, the memory requirements to train state-of-the-art neural networks have far exceeded the DRAM capacities of modern hardware accelerators. This has necessitated the development of efficient algorithms to train these…

Machine Learning · Computer Science 2023-05-16 Siddharth Singh , Abhinav Bhatele

Convolutional Neural Networks (CNNs) have shown a great deal of success in diverse application domains including computer vision, speech recognition, and natural language processing. However, as the size of datasets and the depth of neural…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-12-07 Wonje Choi , Karthi Duraisamy , Ryan Gary Kim , Janardhan Rao Doppa , Partha Pratim Pande , Diana Marculescu , Radu Marculescu

Two distinguishing features of state-of-the-art mobile and autonomous systems are 1) there are often multiple workloads, mainly deep neural network (DNN) inference, running concurrently and continuously; and 2) they operate on shared memory…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-02-08 Ismet Dagli , Mehmet Belviranli

The MultiNoC system implements a programmable on-chip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed interconnection structure is a Network on Chip, or NoC. NoCs are…

Hardware Architecture · Computer Science 2011-11-09 Aline Mello , Leandro Moller , Ney Calazans , Fernando Moraes

The need to execute Deep Neural Networks (DNNs) at low latency and low power at the edge has spurred the development of new heterogeneous Systems-on-Chips (SoCs) encapsulating a diverse set of hardware accelerators. How to optimally map a…

With the widespread use of Deep Neural Networks (DNNs), machine learning algorithms have evolved in two diverse directions -- one with ever-increasing connection density for better accuracy and the other with more compact sizing for energy…

Hardware Architecture · Computer Science 2021-07-07 Gokul Krishnan , Sumit K. Mandal , Chaitali Chakrabarti , Jae-sun Seo , Umit Y. Ogras , Yu Cao

Parallel training of neural networks at scale is challenging due to significant overheads arising from communication. Recently, deep learning researchers have developed a variety of pruning algorithms that are capable of pruning (i.e.…

Machine Learning · Computer Science 2023-05-16 Siddharth Singh , Abhinav Bhatele

This work proposes a general framework for the design and simulation of network on chip based turbo decoder architectures. Several parameters in the design space are investigated, namely the network topology, the parallelism degree, the…

Hardware Architecture · Computer Science 2016-11-18 Maurizio Martina , Guido Masera

Deep Neural Networks (DNNs) have been widely deployed for many Machine Learning applications. Recently, CapsuleNets have overtaken traditional DNNs, because of their improved generalization ability due to the multi-dimensional capsules, in…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-01-26 Alberto Marchisio , Muhammad Abdullah Hanif , Muhammad Shafique

Fully Connected Neural Network (FCNN) is a class of Artificial Neural Networks widely used in computer science and engineering, whereas the training process can take a long time with large datasets in existing many-core systems. Optical…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-11-29 Fei Dai , Yawen Chen , Haibo Zhang , Zhiyi Huang

Deep convolutional neural networks (CNN) have shown their good performances in many computer vision tasks. However, the high computational complexity of CNN involves a huge amount of data movements between the computational processor core…

Hardware Architecture · Computer Science 2017-03-07 Shihao Wang , Dajiang Zhou , Xushen Han , Takeshi Yoshimura

Almost in every heavily computation-dependent application, from 6G communication systems to autonomous driving platforms, a large portion of computing should be near to the client side. Edge computing (AI at Edge) in mobile devices is one…

Hardware Architecture · Computer Science 2024-07-29 Seyed Nima Omidsajedi , Rekha Reddy , Jianming Yi , Jan Herbst , Christoph Lipps , Hans Dieter Schotten

Graph Neural Network (GNN) is a variant of Deep Neural Networks (DNNs) operating on graphs. However, GNNs are more complex compared to traditional DNNs as they simultaneously exhibit features of both DNN and graph applications. As a result,…

Hardware Architecture · Computer Science 2021-02-17 Aqeeb Iqbal Arka , Biresh Kumar Joardar , Janardhan Rao Doppa , Partha Pratim Pande , Krishnendu Chakrabarty

Deep neural networks (DNN) have demonstrated effectiveness for various applications such as image processing, video segmentation, and speech recognition. Running state-of-the-art DNNs on current systems mostly relies on either…

Neural and Evolutionary Computing · Computer Science 2019-04-15 Mohsen Imani , Mohammad Samragh , Yeseong Kim , Saransh Gupta , Farinaz Koushanfar , Tajana Rosing

Deep Neural Networks have flourished at an unprecedented pace in recent years. They have achieved outstanding accuracy in fields such as computer vision, natural language processing, medicine or economics. Specifically, Convolutional Neural…

Hardware Architecture · Computer Science 2019-12-05 Robert Guirado , Hyoukjun Kwon , Eduard Alarcón , Sergi Abadal , Tushar Krishna
‹ Prev 1 2 3 10 Next ›