English
Related papers

Related papers: Exploration of Systolic-Vector Architecture with R…

200 papers

Recent advancements in Large Language Models (LLMs) have led to increasingly diverse requests, accompanied with varying resource (compute and memory) demands to serve them. However, this in turn degrades the cost-efficiency of LLM serving…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-06-06 Youhe Jiang , Fangcheng Fu , Xiaozhe Yao , Guoliang He , Xupeng Miao , Ana Klimovic , Bin Cui , Binhang Yuan , Eiko Yoneki

Cloud computing allows scalable resource provisioning, but dynamic workload changes often lead to higher costs due to over-provisioning. Machine learning (ML) approaches, such as Long Short-Term Memory (LSTM) networks, are effective for…

Distributed, Parallel, and Cluster Computing · Computer Science 2026-04-03 Heet Nagoriya , Komal Rohit

Currently, Machine Learning (ML) is becoming ubiquitous in everyday life. Deep Learning (DL) is already present in many applications ranging from computer vision for medicine to autonomous driving of modern cars as well as other sectors in…

Hardware Architecture · Computer Science 2020-12-22 Maurizio Capra , Beatrice Bussolino , Alberto Marchisio , Guido Masera , Maurizio Martina , Muhammad Shafique

Systolic arrays are a promising computing concept which is in particular inline with CMOS technology trends and linear algebra operations found in the processing of artificial neural networks. The recent success of such deep learning…

Hardware Architecture · Computer Science 2020-06-26 Kevin Stehle , Günther Schindler , Holger Fröning

The convergence of IoT, Edge, Cloud, and HPC technologies creates a compute continuum that merges cloud scalability and flexibility with HPC's computational power and specialized optimizations. However, integrating cloud and HPC resources…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-05-20 Aasish Kumar Sharma , Christian Boehme , Patrick Gelß , Ramin Yahyapour , Julian Kunkel

Edge computing and IoT applications are severely constrained by limited hardware resource. This makes memory consuming DNN frameworks not applicable to edge computing. Simple algorithms such as direct convolution are finding their way in…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-10-17 Xianwei Cheng , Hui Zhao , Mahmut Kandemir , Saraju Mohanty , Beilei Jiang

Massive amounts of data are expected to be generated by the billions of objects that form the Internet of Things (IoT). A variety of automated services such as monitoring will largely depend on the use of different Machine Learning (ML)…

Networking and Internet Architecture · Computer Science 2021-05-24 Mohammed M. Alenazi , Barzan A. Yosuf , Sanaa H. Mohamed , Taisir E. H. El-Gorashi , Jaafar M. H. Elmirghani

Deep neural networks (DNNs) are essential for performing advanced tasks on edge or mobile devices, yet their deployment is often hindered by severe resource constraints, including limited memory, energy, and computational power. While…

Machine Learning · Computer Science 2026-03-04 Qunyou Liu , Pengbo Yu , Marina Zapater , David Atienza

With recent trend of wearable devices and Internet of Things (IoTs), it becomes attractive to develop hardware-based deep convolutional neural networks (DCNNs) for embedded applications, which require low power/energy consumptions and small…

Neural and Evolutionary Computing · Computer Science 2018-02-06 Xiaolong Ma , Yipeng Zhang , Geng Yuan , Ao Ren , Zhe Li , Jie Han , Jingtong Hu , Yanzhi Wang

Automated neural network design has received ever-increasing attention with the evolution of deep convolutional neural networks (CNNs), especially involving their deployment on embedded and mobile platforms. One of the biggest problems that…

Machine Learning · Computer Science 2021-03-04 Qingbei Guo , Xiao-Jun Wu , Josef Kittler , Zhiquan Feng

Hybrid parallelism techniques are essential for efficiently training large language models (LLMs). Nevertheless, current automatic parallel planning frameworks often overlook the simultaneous consideration of node heterogeneity and dynamic…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-06-04 Ruilong Wu , Xinjiao Li , Yisu Wang , Xinyu Chen , Dirk Kutscher

Systolic arrays and shared-L1-memory manycore clusters are commonly used architectural paradigms that offer different trade-offs to accelerate parallel workloads. While the first excel with regular dataflow at the cost of rigid…

Hardware Architecture · Computer Science 2024-04-25 Sergio Mazzola , Samuel Riedel , Luca Benini

The increasing use of heterogeneous embedded systems with multi-core CPUs and Graphics Processing Units (GPUs) presents important challenges in effectively exploiting pipeline, task and data-level parallelism to meet throughput requirements…

Signal Processing · Electrical Eng. & Systems 2017-12-01 Shuoxin Lin , Jiahao Wu , Shuvra S. Bhattacharyya

End-to-end performance estimation and measurement of deep neural network (DNN) systems become more important with increasing complexity of DNN systems consisting of hardware and software components. The methodology proposed in this paper…

Machine Learning · Computer Science 2019-11-19 Michael J. Klaiber , Sebastian Vogel , Axel Acosta , Robert Korn , Leonardo Ecco , Kristine Back , Andre Guntoro , Ingo Feldner

Recent neural networks (NNs) with self-attention exhibit competitiveness across different AI domains, but the essential attention mechanism brings massive computation and memory demands. To this end, various sparsity patterns are introduced…

Hardware Architecture · Computer Science 2024-11-26 Haibin Wu , Wenming Li , Kai Yan , Zhihua Fan , Peiyang Wu , Yuqun Liu , Yanhuan Liu , Ziqing Qiang , Meng Wu , Kunming Liu , Xiaochun Ye , Dongrui Fan

The paper discusses how Systolic Arrays can improve matrix multiplication for deep neural networks (DNNs). With AI models like OpenAI's GPT now containing trillions of parameters, the need for efficient matrix multiplication is more…

Hardware Architecture · Computer Science 2024-10-31 Tejas Raja

As deep neural network (NN) methods have matured, there has been increasing interest in deploying NN solutions to "edge computing" platforms such as mobile phones or embedded controllers. These platforms are often resource-constrained,…

Machine Learning · Computer Science 2019-05-31 Jesse Hostetler

Large language model (LLM) decoding is a major inference bottleneck because its low arithmetic intensity makes performance highly sensitive to memory bandwidth. 3D-stacked near-memory processing (NMP) provides substantially higher local…

Hardware Architecture · Computer Science 2026-04-10 Chenyang Ai , Yixing Zhang , Haoran Wu , Yudong Pan , Lechuan Zhao , Wenhui OU

DNN workloads can be scheduled onto DNN accelerators in many different ways: from layer-by-layer scheduling to cross-layer depth-first scheduling (a.k.a. layer fusion, or cascaded execution). This results in a very broad scheduling space,…

Hardware Architecture · Computer Science 2024-06-17 Linyan Mei , Koen Goetschalckx , Arne Symons , Marian Verhelst

Fast-evolving artificial intelligence (AI) algorithms such as large language models have been driving the ever-increasing computing demands in today's data centers. Heterogeneous computing with domain-specific architectures (DSAs) brings…

Hardware Architecture · Computer Science 2024-03-06 Zhuoping Yang , Shixin Ji , Xingzhen Chen , Jinming Zhuang , Weifeng Zhang , Dharmesh Jani , Peipei Zhou