English
Related papers

Related papers: Sense: Model Hardware Co-design for Accelerating S…

200 papers

The CNNs have achieved a state-of-the-art performance in many applications. Recent studies illustrate that CNN's recognition accuracy drops drastically if images are noise corrupted. We focus on the problem of robust recognition accuracy of…

Computer Vision and Pattern Recognition · Computer Science 2020-04-10 Sergey Tarasenko , Fumihiko Takahashi

Spiking Neural Networks (SNNs) are highly efficient due to their spike-based activation, which inherently produces bit-sparse computation patterns. Existing hardware implementations of SNNs leverage this sparsity pattern to avoid wasteful…

Hardware Architecture · Computer Science 2025-04-04 Chiyue Wei , Cong Guo , Feng Cheng , Shiyu Li , Hao "Frank" Yang , Hai "Helen" Li , Yiran Chen

Many FPGAs vendors have recently included embedded processors in their devices, like Xilinx with ARM-Cortex A cores, together with programmable logic cells. These devices are known as Programmable System on Chip (PSoC). Their ARM cores…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-06-05 A. Rios-Navarro , R. Tapiador-Morales , A. Jimenez-Fernandez , M. Dominguez-Morales , C. Amaya , A. Linares-Barranco

Manufacturing-viable neuromorphic chips require novel computer architectures to achieve the massively parallel and efficient information processing the brain supports so effortlessly. Emerging event-based architectures are making this dream…

Hardware Architecture · Computer Science 2023-01-25 Lennart Bamberg , Arash Pourtaherian , Luc Waeijen , Anupam Chahar , Orlando Moreira

Structured sparsity enables deploying large language models (LLMs) on resource-constrained systems. Approaches like dense-to-sparse fine-tuning are particularly compelling, achieving remarkable structured sparsity by reducing the model size…

Hardware Architecture · Computer Science 2025-10-14 João Paulo Cardoso de Lima , Marc Dietrich , Jeronimo Castrillon , Asif Ali Khan

We propose a new method to create compact convolutional neural networks (CNNs) by exploiting sparse convolutions. Different from previous works that learn sparsity in models, we directly employ hand-crafted kernels with regular sparse…

Computer Vision and Pattern Recognition · Computer Science 2018-09-12 Chun-Fu Chen , Quanfu Fan , Marco Pistoia , Gwo Giun Lee

This paper presents a configurable Convolutional Neural Network Accelerator (CNNA) for a System on Chip design (SoC). The goal was to accelerate inference of different deep learning networks on an embedded SoC platform. The presented CNNA…

Computer Vision and Pattern Recognition · Computer Science 2020-10-08 Kim Bjerge , Jonathan Horsted Schougaard , Daniel Ejnar Larsen

In recent years Deep Learning reached significant results in many practical problems, such as computer vision, natural language processing, speech recognition and many others. For many years the main goal of the research was to improve the…

Computer Vision and Pattern Recognition · Computer Science 2022-08-22 Alexey Letunovskiy , Vladimir Korviakov , Vladimir Polovnikov , Anastasiia Kargapoltseva , Ivan Mazurenko , Yepan Xiong

Resistive Random-Access-Memory (ReRAM) crossbar is a promising technique for deep neural network (DNN) accelerators, thanks to its in-memory and in-situ analog computing abilities for Vector-Matrix Multiplication-and-Accumulations (VMMs).…

Hardware Architecture · Computer Science 2021-03-03 Fangxin Liu , Wenbo Zhao , Yilong Zhao , Zongwu Wang , Tao Yang , Zhezhi He , Naifeng Jing , Xiaoyao Liang , Li Jiang

Convolutional neural networks (CNNs) are one of the most successful machine learning techniques for image, voice and video processing. CNNs require large amounts of processing capacity and memory bandwidth. Hardware accelerators have been…

Hardware Architecture · Computer Science 2018-05-03 James Garland , David Gregg

Systolic array accelerators execute CNNs with energy dominated by the switching activity of multiply accumulate (MAC) units. Although prior work exploits weight dependent MAC power for compression, existing methods often use global…

Hardware Architecture · Computer Science 2025-12-17 Jiaxun Fang , Grace Li Zhang , Shaoyi Huang

The high energy cost of processing deep convolutional neural networks impedes their ubiquitous deployment in energy-constrained platforms such as embedded systems and IoT devices. This work introduces convolutional layers with pre-defined…

Computer Vision and Pattern Recognition · Computer Science 2020-02-06 Souvik Kundu , Mahdi Nazemi , Massoud Pedram , Keith M. Chugg , Peter A. Beerel

Machine/deep-learning (ML/DL) based techniques are emerging as a driving force behind many cutting-edge technologies, achieving high accuracy on computer vision workloads such as image classification and object detection. However, training…

Sparse linear algebra is crucial in many application domains, but challenging to handle efficiently in both software and hardware, with one- and two-sided operand sparsity handled with distinct approaches. In this work, we enhance an…

Hardware Architecture · Computer Science 2023-10-03 Paul Scheffler , Florian Zaruba , Fabian Schuiki , Torsten Hoefler , Luca Benini

Existing deep convolutional neural networks (CNNs) generate massive interlayer feature data during network inference. To maintain real-time processing in embedded systems, large on-chip memory is required to buffer the interlayer feature…

Hardware Architecture · Computer Science 2021-10-13 Zhuang Shao , Xiaoliang Chen , Li Du , Lei Chen , Yuan Du , Wei Zhuang , Huadong Wei , Chenjia Xie , Zhongfeng Wang

Hardware accelerators for convolution neural networks (CNNs) enable real-time applications of artificial intelligence technology. However, most of the existing designs suffer from low hardware utilization or high area cost due to complex…

Hardware Architecture · Computer Science 2022-05-06 Kuo-Wei Chang , Tian-Sheuan Chang

Weight pruning is a powerful technique to realize model compression. We propose PCNN, a fine-grained regular 1D pruning method. A novel index format called Sparsity Pattern Mask (SPM) is presented to encode the sparsity in PCNN. Leveraging…

Machine Learning · Computer Science 2020-06-16 Zhanhong Tan , Jiebo Song , Xiaolong Ma , Sia-Huat Tan , Hongyang Chen , Yuanqing Miao , Yifu Wu , Shaokai Ye , Yanzhi Wang , Dehui Li , Kaisheng Ma

Conventional deep convolutional neural networks (CNNs) apply convolution operators uniformly in space across all feature maps for hundreds of layers - this incurs a high computational cost for real-time applications. For many problems such…

Computer Vision and Pattern Recognition · Computer Science 2018-06-08 Mengye Ren , Andrei Pokrovsky , Bin Yang , Raquel Urtasun

Deep convolutional neural networks (CNNs) obtain outstanding results in tasks that require human-level understanding of data, like image or speech recognition. However, their computational load is significant, motivating the development of…

Neural and Evolutionary Computing · Computer Science 2019-11-28 Paolo Meloni , Alessandro Capotondi , Gianfranco Deriu , Michele Brian , Francesco Conti , Davide Rossi , Luigi Raffo , Luca Benini

We demonstrate the possibility of what we call sparse learning: accelerated training of deep neural networks that maintain sparse weights throughout training while achieving dense performance levels. We accomplish this by developing sparse…

Machine Learning · Computer Science 2019-08-27 Tim Dettmers , Luke Zettlemoyer
‹ Prev 1 4 5 6 7 8 10 Next ›