English
Related papers

Related papers: Revisiting Swapping in User-space with Lightweight…

200 papers

A key challenge in scaling shared-L1 multi-core clusters towards many-core (more than 16 cores) configurations is to ensure low-latency and efficient access to the L1 memory. In this work we demonstrate that it is possible to scale up the…

Hardware Architecture · Computer Science 2022-07-21 Matheus Cavalcante , Samuel Riedel , Antonio Pullini , Luca Benini

Simultaneous wireless information and power transfer (SWIPT) is a promising technology for the upcoming sixth-generation (6G) communication networks, enabling internet of things (IoT) devices and sensors to extend their operational…

Signal Processing · Electrical Eng. & Systems 2025-03-12 Cheng Luo , Jie Hu , Luping Xiang , Kun Yang

Cellular data traffic almost doubles every year, greatly straining network capacity. The main driver for this development is wireless video. Traditional methods for capacity increase (like using more spectrum and increasing base station…

Information Theory · Computer Science 2014-05-23 Andreas F. Molisch , Giuseppe Caire , David Ott , Jeffrey R. Foerster , Dilip Bethanabhotla , Mingyue Ji

We present the concept of Simultaneous Lightwave Information and Power Transfer (SLIPT) for indoor Internet-of-Things (IoT) applications. Specifically, we propose novel and fundamental SLIPT strategies, which can be implemented through…

Information Theory · Computer Science 2017-06-30 Panagiotis D. Diamantoulakis , George K. Karagiannidis

Modern multi-socket architectures offer a single virtual address space, but physically divide main-memory across multiple regions, where each region is attached to a CPU and its cores. While this simplifies the usage, developers must be…

Databases · Computer Science 2026-02-06 Felix Schuhknecht , Nick Rassau

Network switches and routers need to serve packet writes and reads at rates that challenge the most advanced memory technologies. As a result, scaling the switching rates is commonly done by parallelizing the packet I/Os using multiple…

Networking and Internet Architecture · Computer Science 2016-05-17 Rami Cohen , Yuval Cassuto

The widening gap between processor speed and storage latency has made data movement a dominant bottleneck in modern systems. Two lines of storage-layer innovation attempted to close this gap: persistent memory shortened the latency…

Operating Systems · Computer Science 2026-04-06 Yiwei Yang , Yanpeng Hu , Yusheng Zheng , Estabon Ramos , Jianchang Su , Andi Quinn , Wei Zhang

Streaming long-video generation faces a central challenge in continuous semantic switching, requiring adaptive memory to preserve coherent visual evolution. Current approaches rely on cache rebuilding at prompt boundaries or fixed memory…

Computer Vision and Pattern Recognition · Computer Science 2026-05-12 Shanwen Tan , Hao Li , Jingtao Zhang , Xiaosong Jia , Xue Yang , Shaofeng Zhang , Yanyong Zhang

The increasing demand for memory in hyperscale applications has led to memory becoming a large portion of the overall datacenter spend. The emergence of coherent interfaces like CXL enables main memory expansion and offers an efficient…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-05-30 Hasan Al Maruf , Hao Wang , Abhishek Dhanotia , Johannes Weiner , Niket Agarwal , Pallab Bhattacharya , Chris Petersen , Mosharaf Chowdhury , Shobhit Kanaujia , Prakash Chauhan

This study introduces and addresses the critical challenge of traffic load estimation in cell switching within vertical heterogeneous networks. The effectiveness of cell switching is significantly limited by the lack of accurate traffic…

Systems and Control · Electrical Eng. & Systems 2026-01-19 Maryam Salamatmoghadasi , Metin Ozturk , Halim Yanikomeroglu

With the burgeoning demand for data-intensive services, satellite-terrestrial networks (STNs) face increasing backhaul link congestion, deteriorating user quality of service (QoS), and escalating power consumption. Cache-aided STNs are…

Networking and Internet Architecture · Computer Science 2025-03-25 Shuo Yuan , Yaohua Sun , Mugen Peng

In current microarchitectures, due to the complex memory hierarchies and different latencies on memory accesses, thread and data mapping are important issues to improve application performance. Software transactional memory (STM) is an…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-24 Douglas Pereira Pasqualin , Matthias Diener , André Rauber Du Bois , Maurício Lima Pilla

Recent research efforts focus on reducing the computational and memory overheads of Large Language Models (LLMs) to make them feasible on resource-constrained devices. Despite advancements in compression techniques, non-linear operators…

Hardware Architecture · Computer Science 2024-11-28 Mariam Rakka , Jinhao Li , Guohao Dai , Ahmed Eltawil , Mohammed E. Fouda , Fadi Kurdahi

In paravirtualization, the page table management components of the guest operating systems are properly patched for the security guarantees of the hypervisor. However, none of them pay enough attentions to the performance improvements,…

Operating Systems · Computer Science 2019-10-22 Zhi Zhang , Yueqiang Cheng

Scaling language models to handle longer contexts introduces substantial memory challenges due to the growing cost of key-value (KV) caches. Motivated by the efficiency gains of hybrid models and the broad availability of pretrained large…

Computation and Language · Computer Science 2026-05-19 Xuan Zhang , Fengzhuo Zhang , Cunxiao Du , Chao Du , Tianyu Pang , Wei Gao , Min Lin

The increasing demand for SSDs coupled with scaling difficulties has left manufacturers scrambling for newer SSD interfaces which promise better performance and durability. While these interfaces reduce the rigidity of traditional…

Operating Systems · Computer Science 2025-11-24 Devashish R. Purandare , Peter Alvaro , Avani Wildani , Darrell D. E. Long , Ethan L. Miller

Modern workloads are demanding increasingly larger memory capacity. Compute Express Link (CXL)-based memory tiering has emerged as a promising solution for addressing this problem by utilizing traditional DRAM alongside slow-tier CXL memory…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-07-04 Kevin Song , Jiacheng Yang , Zixuan Wang , Jishen Zhao , Sihang Liu , Gennady Pekhimenko

We consider a wireless distributed computing system, in which multiple mobile users, connected wirelessly through an access point, collaborate to perform a computation task. In particular, users communicate with each other via the access…

Information Theory · Computer Science 2017-05-09 Songze Li , Qian Yu , Mohammad Ali Maddah-Ali , A. Salman Avestimehr

The number of battery-powered devices is rapidly increasing due to the widespread use of IoT-enabled nodes in various fields. Energy harvesters, which help to power embedded devices, are a feasible alternative to replacing battery-powered…

Hardware Architecture · Computer Science 2023-05-18 SatyaJaswanth Badri , Mukesh Saini , Neeraj Goel

The increased memory demands of workloads is putting high pressure on Last Level Caches (LLCs). Unfortunately, there is limited opportunity to increase the capacity of LLCs due to the area and power requirements of the underlying SRAM…

Hardware Architecture · Computer Science 2021-12-21 Apostolos Kokolis , Namrata Mantri , Shrikanth Ganapathy , Josep Torrellas , John Kalamatianos