English
Related papers

Related papers: An FPGA cached sparse matrix vector product (SpMV)…

200 papers

In recent years, the fervent demand for computational power across various domains has prompted hardware manufacturers to introduce specialized computing hardware aimed at enhancing computational capabilities. Particularly, the utilization…

Numerical Analysis · Mathematics 2024-03-12 Hongyaoxing Gu

Sparse matrix-vector multiplication (SpMV) multiplies a sparse matrix with a dense vector. SpMV plays a crucial role in many applications, from graph analytics to deep learning. The random memory accesses of the sparse matrix make…

Hardware Architecture · Computer Science 2022-05-10 Linghao Song , Yuze Chi , Licheng Guo , Jason Cong

We contribute a third-party survey of sparse matrix-vector (SpMV) product performance on industrial-strength, large matrices using: (1) The SpMV implementations in Intel MKL, the Trilinos project (Tpetra subpackage), the CUSPARSE library,…

Performance · Computer Science 2016-08-03 Max Grossman , Christopher Thiele , Mauricio Araya-Polo , Florian Frank , Faruk O. Alpak , Vivek Sarkar

In this document, we present key findings in structured matrix approximation theory, with applications to the regressive representation of dynamic financial processes. Initially, we explore a comprehensive approach involving generic…

Systems and Control · Electrical Eng. & Systems 2025-10-28 Fredy Vides , Idelfonso B. R. Nogueira , Gabriela Lopez Gutierrez , Lendy Banegas , Evelyn Flores

In this work, we propose an architecture and methodology to design hardware/software systems for high-performance embedded computing on FPGA. The hardware side is based on a many-core architecture whose design is generated automatically…

Hardware Architecture · Computer Science 2015-08-28 Mário P. Véstias , Rui Policarpo Duarte , Horácio C. Neto

Multilevel Monte Carlo (MLMC) reduces the total computational cost of financial option pricing by combining SDE approximations with multiple resolutions. This paper explores a further avenue for reducing cost and improving power efficiency…

Computational Finance · Quantitative Finance 2025-02-12 Irina-Beatrice Haas , Michael B. Giles

The use of FPGAs for efficient graph processing has attracted significant interest. Recent memory subsystem upgrades including the introduction of HBM in FPGAs promise to further alleviate memory bottlenecks. However, modern multi-channel…

Hardware Architecture · Computer Science 2022-03-08 Xinyu Chen , Yao Chen , Feng Cheng , Hongshi Tan , Bingsheng He , Weng-Fai Wong

Sparse matrix vector multiplication (SpMV) is a fundamental kernel in scientific codes that rely on iterative solvers. In this first part of our work, we present both a sequential and a basic MPI parallel implementations of SpMV, aiming to…

Logic in Computer Science · Computer Science 2025-10-16 Junchao Zhang

The present study addresses the challenge of enhancing computational efficiency without compromising accuracy in numerical simulations of vacuum gas dynamics using the direct simulation Monte Carlo (DSMC) method. A technique termed "fixed…

Fluid Dynamics · Physics 2024-07-03 Moslem Sabouri , Ramin Zakeri , Amin Ebrahimi

Sparse matrix-matrix multiplication (SpGEMM) is a computational primitive that is widely used in areas ranging from traditional numerical applications to recent big data analysis and machine learning. Although many SpGEMM algorithms have…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-06-27 Yusuke Nagasaka , Satoshi Matsuoka , Ariful Azad , Aydın Buluç

While matrix factorisation models are ubiquitous in large scale recommendation and search, real time application of such models requires inner product computations over an intractably large set of item factors. In this manuscript we present…

Machine Learning · Computer Science 2016-05-17 Avradeep Bhowmik , Nathan Liu , Erheng Zhong , Badri Narayan Bhaskar , Suju Rajan

As the increasing complexity of Neural Network(NN) models leads to high demands for computation, AMD introduces a heterogeneous programmable system-on-chip (SoC), i.e., Versal ACAP architectures featured with programmable logic (PL), CPUs,…

Hardware Architecture · Computer Science 2023-05-31 Jinming Zhuang , Zhuoping Yang , Peipei Zhou

Numerical simulations can help solve complex problems. Most of these algorithms are massively parallel and thus good candidates for FPGA acceleration thanks to spatial parallelism. Modern FPGA devices can leverage high-bandwidth memory…

Hardware Architecture · Computer Science 2022-11-09 Stephanie Soldavini , Karl F. A. Friebel , Mattia Tibaldi , Gerald Hempel , Jeronimo Castrillon , Christian Pilato

In this article, we propose a technique to accelerate nonvolatile or hybrid of volatile and nonvolatile processor cache design space exploration for application specific embedded systems. Utilizing a novel cache behavior modeling equation…

Hardware Architecture · Computer Science 2015-09-01 Mohammad Shihabul Haque , Ang Li , Akash Kumar , Qingsong Wei

Sparse matrix-vector multiplication (SpMV) is a fundamental operation in scientific computing, data analysis, and machine learning. When the data being processed are sensitive, preserving privacy becomes critical, and homomorphic encryption…

Cryptography and Security · Computer Science 2026-03-06 Yang Gao , Gang Quan , Wujie Wen , Scott Piersall , Qian Lou , Liqiang Wang

The Sparse GEneral Matrix-Matrix multiplication (SpGEMM) $C = A \times B$ is a fundamental routine extensively used in domains like machine learning or graph analytics. Despite its relevance, the efficient execution of SpGEMM on vector…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-06-05 Valentin Le Fèvre , Marc Casas

Large language models (LLMs) have demonstrated remarkable performance across a wide range of language processing tasks. However, this success comes at the cost of substantial computation and memory requirements, which significantly impedes…

Machine Learning · Computer Science 2026-01-21 Fen-Yu Hsieh , Yun-Chang Teng , Ding-Yong Hong , Jan-Jan Wu

Matrix computations are a fundamental building-block of edge computing systems, with a major recent uptick in demand due to their use in AI/ML training and inference procedures. Existing approaches for distributing matrix computations…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-08-12 Anindya Bijoy Das , Aditya Ramamoorthy , David J. Love , Christopher G. Brinton

Convolutional Neural Networks (CNNs) are widely used in deep learning applications, e.g. visual systems, robotics etc. However, existing software solutions are not efficient. Therefore, many hardware accelerators have been proposed…

Machine Learning · Computer Science 2021-09-08 Sasindu Wijeratne , Sandaruwan Jayaweera , Mahesh Dananjaya , Ajith Pasqual

High Performance Computing (HPC) platforms allow scientists to model computationally intensive algorithms. HPC clusters increasingly use General-Purpose Graphics Processing Units (GPGPUs) as accelerators; FPGAs provide an attractive…

Hardware Architecture · Computer Science 2015-04-20 Syed Waqar Nabi , Saji N. Hameed , Wim Vanderbauwhede