English
Related papers

Related papers: ETICA: Efficient Two-Level I/O Caching Architectur…

200 papers

Caching is an efficient way to reduce network traffic congestion during peak hours by storing some content at the users' local caches. For the shared-link network with end-user-caches, Maddah-Ali and Niesen proposed a two-phase coded…

Information Theory · Computer Science 2021-11-08 Kai Wan , Daniela Tuninetti , Mingyue Ji , Pablo Piantanida

Collaborative Edge Computing (CEC) is a new edge computing paradigm that enables neighboring edge servers to share computational resources with each other. Although CEC can enhance the utilization of computational resources, it still…

Networking and Internet Architecture · Computer Science 2025-02-18 Xingqiu He , Chaoqun You , Tony Q. S. Quek

Modern multicore processors are employing large last-level caches, for example Intel's E7-8800 processor uses 24MB L3 cache. Further, with each CMOS technology generation, leakage energy has been dramatically increasing and hence, leakage…

Hardware Architecture · Computer Science 2013-10-17 Sparsh Mittal

In this paper, we jointly consider communication, caching and computation in a multi-user cache-assisted mobile edge computing (MEC) system, consisting of one base station (BS) of caching and computing capabilities and multiple users with…

Information Theory · Computer Science 2017-08-17 Ying Cui , Wen He , Chun Ni , Chengjun Guo , Zhi Liu

In prior works, stochastic dual coordinate ascent (SDCA) has been parallelized in a multi-core environment where the cores communicate through shared memory, or in a multi-processor distributed memory environment where the processors…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-11-03 Soumitra Pal , Tingyang Xu , Tianbao Yang , Sanguthevar Rajasekaran , Jinbo Bi

The Bicameral Cache is a cache organization proposal for a vector architecture that segregates data according to their access type, distinguishing scalar from vector references. Its aim is to avoid both types of references from interfering…

Hardware Architecture · Computer Science 2025-03-28 Susana Rebolledo , Borja Perez , Jose Luis Bosque , Peter Hsu

Erasure codes are increasingly being studied in the context of implementing atomic memory objects in large scale asynchronous distributed storage systems. When compared with the traditional replication based schemes, erasure codes have the…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-11-15 Kishori M. Konwar , N. Prakash , Erez Kantor , Nancy Lynch , Muriel Medard , Alexander A. Schwarzmann

Edge intelligence, a new paradigm to accelerate artificial intelligence (AI) applications by leveraging computing resources on the network edge, can be used to improve intelligent transportation systems (ITS). However, due to physical…

Systems and Control · Electrical Eng. & Systems 2022-01-14 Qiqi Ren , Omid Abbasi , Gunes Karabulut Kurt , Halim Yanikomeroglu , Jian Chen

Major chip manufacturers have all introduced multicore microprocessors. Multi-socket systems built from these processors are used for running various server applications. However to the best of our knowledge current commercial operating…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-10-24 Suryanarayana Murthy Durbhakula

Systolic arrays and shared-L1-memory manycore clusters are commonly used architectural paradigms that offer different trade-offs to accelerate parallel workloads. While the first excel with regular dataflow at the cost of rigid…

Hardware Architecture · Computer Science 2024-04-25 Sergio Mazzola , Samuel Riedel , Luca Benini

This letter investigates a cache-enabled multiuser mobile edge computing (MEC) system with dynamic task arrivals, taking into account the impact of proactive cache placement on the system's overall energy consumption. We consider that an…

Information Theory · Computer Science 2023-02-01 Jingxuan Liang , Hong Xing , Feng Wang , Vincent K. N. Lau

Memory management is necessary with the increasing number of multi-connected AI devices and data bandwidth issues. For this purpose, high-speed multi-port memory is used. The traditional multi-port memory solutions are hard-bounded to a…

Hardware Architecture · Computer Science 2024-11-08 Narendra Singh Dhakad , Santosh Kumar Vishvakarma

Embedded heterogeneous systems-on-chip (SoCs) rely on domain-specific hardware accelerators to improve performance and energy efficiency. In particular, programmable multi-core accelerators feature a cluster of processing elements and…

Hardware Architecture · Computer Science 2025-02-25 Cyril Koenig , Enrico Zelioli , Luca Benini

Performance and scalability requirements have a fundamental role in most large-scale software applications. To satisfy such requirements, caching is often used at various levels and infrastructure layers. Application-level caching -- or…

Software Engineering · Computer Science 2022-08-02 Romulo Meloca , Ingrid Nunes

Accurate simulation techniques are indispensable to efficiently propose new memory or architectural organizations. As implementing new hardware concepts in real systems is often not feasible, cycle-accurate simulators employed together with…

Hardware Architecture · Computer Science 2024-02-02 Nicolas Bueno , Fernando Castro , Luis Pinuel , Jose Ignacio Gomez-Perez , Francky Catthoor

Although every individual invented storage technology made a big step towards perfection, none of them is spotless. Different data store essentials such as performance, availability, and recovery requirements have not met together in a…

Hardware Architecture · Computer Science 2019-04-29 Morteza Hoseinzadeh

This paper addresses the challenge of edge caching in dynamic environments, where rising traffic loads strain backhaul links and core networks. We propose a Proximal Policy Optimization (PPO)-based caching strategy that fully incorporates…

Networking and Internet Architecture · Computer Science 2024-11-18 Farnaz Niknia , Ping Wang

We consider a multiperiod stochastic capacitated facility location problem under uncertain demand and budget in each period. Using a scenario tree representation of the uncertainties, we formulate a multistage stochastic integer program to…

Optimization and Control · Mathematics 2022-07-19 Xian Yu , Siqian Shen

In cost-sensitive deployments, RAID arrays may combine SSDs with different performance levels. Such heterogeneity arises when aging SSDs degrade yet remain usable, or when failed drives are replaced with new devices of explicitly better…

Operating Systems · Computer Science 2026-04-03 Jialin Liu , Liang Shi , Dingcui Yu

Edge computing (EC) promises to deliver low-latency and ubiquitous computation to numerous devices at the network edge. This paper aims to jointly optimize edge node (EN) placement and resource allocation for an EC platform, considering…

Optimization and Control · Mathematics 2024-01-17 Jiaming Cheng , Duong Thuy Anh Nguyen , Duong Tung Nguyen