English
Related papers

Related papers: Compiler Infrastructure for Specializing Domain-Sp…

200 papers

Processor manufacturers build increasingly specialized processors to mitigate the effects of the power wall to deliver improved performance. Currently, database engines are manually optimized for each processor: A costly and error prone…

Databases · Computer Science 2017-09-05 Sebastian Breß , Bastian Köcher , Henning Funke , Tilmann Rabl , Volker Markl

The use of deep learning has grown at an exponential rate, giving rise to numerous specialized hardware and software systems for deep learning. Because the design space of deep learning software stacks and hardware accelerators is diverse…

Machine Learning · Computer Science 2020-10-06 Zhan Shi , Chirag Sakhuja , Milad Hashemi , Kevin Swersky , Calvin Lin

In this paper, we present a novel technique to search for hardware architectures of accelerators optimized for end-to-end training of deep neural networks (DNNs). Our approach addresses both single-device and distributed pipeline and tensor…

Hardware Architecture · Computer Science 2024-04-24 Muhammad Adnan , Amar Phanishayee , Janardhan Kulkarni , Prashant J. Nair , Divya Mahajan

Domain-specific accelerators deliver exceptional performance on their target workloads through fabrication-time orchestrated datapaths. However, such specialized architectures often exhibit performance fragility when exposed to new kernels…

Hardware Architecture · Computer Science 2026-02-20 Zhenyu Bai , Pranav Dangi , Rohan Juneja , Zhaoying Li , Zhanglu Yan , Huiying Lan , Tulika Mitra

Developers of Molecular Dynamics (MD) codes face significant challenges when adapting existing simulation packages to new hardware. In a continuously diversifying hardware landscape it becomes increasingly difficult for scientists to be…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-03-14 William R. Saunders , James Grant , Eike H. Müller

In high performance domains like image processing, physics simulation or machine learning, program performance is critical. Programmers called performance engineers are responsible for the challenging task of optimising programs. Two major…

Programming Languages · Computer Science 2022-12-26 Thomas Koehler

Barriers that prevent programmers from using FPGAs include the need to work within vendor specific CAD tools, knowledge of hardware programming models, and the requirement to pass each design through synthesis, place and route. In this…

Hardware Architecture · Computer Science 2016-03-04 Zeyad Aklah , Sen Ma , David Andrews

Efficient deep learning computing requires algorithm and hardware co-design to enable specialization: we usually need to change the algorithm to reduce memory footprint and improve energy efficiency. However, the extra degree of freedom…

Machine Learning · Computer Science 2019-04-25 Song Han , Han Cai , Ligeng Zhu , Ji Lin , Kuan Wang , Zhijian Liu , Yujun Lin

Coarse-grained reconfigurable architectures aim to achieve both goals of high performance and flexibility. However, existing reconfigurable array architectures require many resources without considering the specific application domain.…

Hardware Architecture · Computer Science 2011-11-09 Yoonjin Kim , Mary Kiemb , Chulsoo Park , Jinyong Jung , Kiyoung Choi

The rapid deployment of deep neural network (DNN) accelerators in safety-critical domains such as autonomous vehicles, healthcare systems, and financial infrastructure necessitates robust mechanisms to safeguard data confidentiality and…

Cryptography and Security · Computer Science 2026-02-25 Wei Xuan , Zihao Xuan , Rongliang Fu , Ning Lin , Kwunhang Wong , Zikang Yuan , Lang Feng , Zhongrui Wang , Tsung-Yi Ho , Yuzhong Jiao , Luhong Liang

Advanced packaging offers a new design paradigm in the post-Moore era, where many small chiplets can be assembled into a large system. Based on heterogeneous integration, a chiplet-based accelerator can be highly specialized for a specific…

Hardware Architecture · Computer Science 2024-04-16 Xiaochen Hao , Zijian Ding , Jieming Yin , Yuan Wang , Yun Liang

Content addressable memory (CAM) stands out as an efficient hardware solution for memory-intensive search operations by supporting parallel computation in memory. However, developing a CAM-based accelerator architecture that achieves…

Hardware Architecture · Computer Science 2024-03-11 Mengyuan Li , Shiyi Liu , Mohammad Mehdi Sharifi , X. Sharon Hu

The multi-pumping resource sharing technique can overcome the limitations commonly found in single-clocked FPGA designs by allowing hardware components to operate at a higher clock frequency than the surrounding system. However, this…

Distributed, Parallel, and Cluster Computing · Computer Science 2022-10-11 Carl-Johannes Johnsen , Tiziano De Matteis , Tal Ben-Nun , Johannes de Fine Licht , Torsten Hoefler

Graphics processing units (GPU) had evolved from a specialized hardware capable to render high quality graphics in games to a commodity hardware for effective processing blocks of data in a parallel schema. This evolution is particularly…

Distributed, Parallel, and Cluster Computing · Computer Science 2012-03-26 Luis Cabellos

Sparsity, which occurs in both scientific applications and Deep Learning (DL) models, has been a key target of optimization within recent ASIC accelerators due to the potential memory and compute savings. These applications use data stored…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-03-22 Eric Qin , Geonhwa Jeong , William Won , Sheng-Chun Kao , Hyoukjun Kwon , Sudarshan Srinivasan , Dipankar Das , Gordon E. Moon , Sivasankaran Rajamanickam , Tushar Krishna

We present a prototypical linear algebra compiler that automatically exploits domain-specific knowledge to generate high-performance algorithms. The input to the compiler is a target equation together with knowledge of both the structure of…

Mathematical Software · Computer Science 2012-05-29 Diego Fabregat-Traver , Paolo Bientinesi

In this work, we present a new approach to high level synthesis (HLS), where high level functions are first mapped to an architectural template, before hardware synthesis is performed. As FPGA platforms are especially suitable for…

Hardware Architecture · Computer Science 2016-06-22 Shaoyi Cheng , John Wawrzynek

The growing adoption of Deep Learning (DL) applications in the Internet of Things has increased the demand for energy-efficient accelerators. Field Programmable Gate Arrays (FPGAs) offer a promising platform for such acceleration due to…

Hardware Architecture · Computer Science 2025-04-15 Chao Qian

Computing platforms in autonomous vehicles record large amounts of data from many sensors, process the data through machine learning models, and make decisions to ensure the vehicle's safe operation. Fast, accurate, and reliable…

Computer Vision and Pattern Recognition · Computer Science 2023-08-14 Ken Power , Shailendra Deva , Ting Wang , Julius Li , Ciarán Eising

Increasing investment in computing technologies and the advancements in silicon technology has fueled rapid growth in advanced driver assistance systems (ADAS) and corresponding SoC developments. An ADAS SoC represents a heterogeneous…

Hardware Architecture · Computer Science 2022-09-14 Hao Luan , Yu Yao , Chang Huang