English
Related papers

Related papers: XpulpNN: Enabling Energy Efficient and Flexible In…

200 papers

Deep Neural Networks are becoming increasingly popular in always-on IoT edge devices performing data analytics right at the source, reducing latency as well as energy consumption for data communication. This paper presents CMSIS-NN,…

Neural and Evolutionary Computing · Computer Science 2018-01-23 Liangzhen Lai , Naveen Suda , Vikas Chandra

Deploying deep neural networks (DNNs) on resource-constrained IoT devices remains a challenging problem, often requiring hardware modifications tailored to individual AI models. Existing accelerator-generation tools, such as AMD's FINN, do…

Convolutional Neural Networks (CNNs) are used in a wide range of applications, with full-precision CNNs achieving high accuracy at the expense of portability. Recent progress in quantization techniques has demonstrated that sub-byte…

B-spline based orbital representations are widely used in Quantum Monte Carlo (QMC) simulations of solids, historically taking as much as 50% of the total run time. Random accesses to a large four-dimensional array make it challenging to…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-08-10 Amrita Mathuriya , Ye Luo , Anouar Benali , Luke Shulenburger , Jeongnim Kim

Spiking Neural Network (SNN) inference has a clear potential for high energy efficiency as computation is triggered by events. However, the inherent sparsity of events poses challenges for conventional computing systems, driving the…

Hardware Architecture · Computer Science 2025-04-09 Simone Manoni , Paul Scheffler , Luca Zanatta , Andrea Acquaviva , Luca Benini , Andrea Bartolini

The customizability of RISC-V makes it an attractive choice for accelerating deep neural networks (DNNs). It can be achieved through instruction set extensions and corresponding custom functional units. Yet, efficiently exploiting these…

Machine Learning · Computer Science 2025-04-29 Muhammad Sabih , Abrarul Karim , Jakob Wittmann , Frank Hannig , Jürgen Teich

Compared to the first generation of deep neural networks, dominated by regular, compute-intensive kernels such as matrix multiplications (MatMuls) and convolutions, modern decoder-based transformers interleave attention, normalization, and…

Hardware Architecture · Computer Science 2026-03-06 Max Wipfli , Gamze İslamoğlu , Navaneeth Kunhi Purayil , Angelo Garofalo , Luca Benini

Mixed-precision neural network (MPNN) that utilizes just enough data width for the neural network processing is an effective approach to meet the stringent resources constraints including memory and computing of MCUs. Nevertheless, there is…

Hardware Architecture · Computer Science 2024-07-29 Junfeng Gong , Cheng Liu , Long Cheng , Huawei Li , Xiaowei Li

Neural Networks (NNs) have been widely adopted due to their outstanding efficacy and adaptability across computer vision and deep learning applications. The optimization of NNs is necessary to enable their deployment on energy constrained…

Hardware Architecture · Computer Science 2026-05-12 Pragun Jaswal , L. Hemanth Krishna , B. Srinivasu

Low-precision formats have recently driven major breakthroughs in neural network (NN) training and inference by reducing the memory footprint of the NN models and improving the energy efficiency of the underlying hardware architectures.…

Hardware Architecture · Computer Science 2024-10-28 Luca Bertaccini , Gianna Paulin , Tim Fischer , Stefan Mach , Luca Benini

In recent decades, neuromorphic computing aiming to imitate brains' behaviors has been developed in various fields of computer science. The Artificial Neural Network (ANN) is an important concept in Artificial Intelligence (AI). It is…

Hardware Architecture · Computer Science 2022-10-07 Jiulong Wang , Ruopu Wu , Guokai Chen , Xuhao Chen , Boran Liu , Jixiang Zong , Di Zhao

This paper presents a novel, non-standard set of vector instruction types for exploring custom SIMD instructions in a softcore. The new types allow simultaneous access to a relatively high number of operands, reducing the instruction count…

Hardware Architecture · Computer Science 2021-06-15 Philippos Papaphilippou , Paul H. J. Kelly , Wayne Luk

Fast and energy-efficient low-bitwidth floating-point (FP) arithmetic is essential for Artificial Intelligence (AI) systems. Microscaling (MX) standardized formats have recently emerged as a promising alternative to baseline low-bitwidth FP…

Hardware Architecture · Computer Science 2025-05-20 Gamze İslamoğlu , Luca Bertaccini , Arpan Suravi Prasad , Francesco Conti , Angelo Garofalo , Luca Benini

Spiking Neural Networks (SNNs) have gained significant attention in edge computing due to their low power consumption and computational efficiency. However, existing implementations either use conventional System on Chip (SoC) architectures…

Hardware Architecture · Computer Science 2026-03-13 Kanishka Gunawardana , Sanka Peeris , Kavishka Rambukwella , Thamish Wanduragala , Saadia Jameel , Roshan Ragel , Isuru Nawinne

While Transformers are dominated by Floating-Point (FP) Matrix-Multiplications, their aggressive acceleration through dedicated hardware or many-core programmable systems has shifted the performance bottleneck to non-linear functions like…

Hardware Architecture · Computer Science 2025-04-16 Run Wang , Gamze Islamoglu , Andrea Belano , Viviane Potocnik , Francesco Conti , Angelo Garofalo , Luca Benini

Machine Learning (ML) functions are becoming ubiquitous in latency- and privacy-sensitive IoT applications, prompting a shift toward near-sensor processing at the extreme edge and the consequent increasing adoption of Parallel Ultra-Low…

Hardware Architecture · Computer Science 2022-11-15 Enrico Tabanelli , Giuseppe Tagliavini , Luca Benini

Fault-tolerant Quantum Processing Units (QPUs) promise to deliver exponential speed-ups in select computational tasks, yet their integration into modern deep learning pipelines remains unclear. In this work, we take a step towards bridging…

Quantum Physics · Physics 2026-05-19 Arthur G. Rattew , Po-Wei Huang , Naixu Guo , Lirandë Pira , Patrick Rebentrost

This paper presents an automated approach for designing processors that support a subset of the RISC-V instruction set architecture (ISA) for a new class of applications at Extreme Edge. The electronics used in extreme edge applications…

Hardware Architecture · Computer Science 2025-10-29 Alireza Raisiardali , Konstantinos Iordanou , Jedrzej Kufel , Kowshik Gudimetla , Kris Myny , Emre Ozer

Convolutional Neural Networks (CNNs) are widely used in deep learning applications, e.g. visual systems, robotics etc. However, existing software solutions are not efficient. Therefore, many hardware accelerators have been proposed…

Machine Learning · Computer Science 2021-09-08 Sasindu Wijeratne , Sandaruwan Jayaweera , Mahesh Dananjaya , Ajith Pasqual

A surge in artificial intelligence and autonomous technologies have increased the demand toward enhanced edge-processing capabilities. Computational complexity and size of state-of-the-art Deep Neural Networks (DNNs) are rising…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-05-12 Rawan Naous , Lazar Supic , Yoonhwan Kang , Ranko Sredojevic , Anish Singhani , Vladimir Stojanovic