English
Related papers

Related papers: IMAC: In-memory multi-bit Multiplication andACcumu…

200 papers

Number Theoretic Transform (NTT) is an essential mathematical tool for computing polynomial multiplication in promising lattice-based cryptography. However, costly division operations and complex data dependencies make efficient and…

Hardware Architecture · Computer Science 2023-04-25 Jingyao Zhang , Mohsen Imani , Elaheh Sadredini

In-memory computing is a promising non-von Neumann approach for making energy-efficient deep learning inference hardware. Crossbar arrays of resistive memory devices can be used to encode the network weights and perform efficient analog…

Analog In-Memory Computing (AIMC) is an emerging technology for fast and energy-efficient Deep Learning (DL) inference. However, a certain amount of digital post-processing is required to deal with circuit mismatches and non-idealities…

Hardware Architecture · Computer Science 2024-07-10 Elena Ferro , Athanasios Vasilopoulos , Corey Lammie , Manuel Le Gallo , Luca Benini , Irem Boybat , Abu Sebastian

Artificial intelligence is widely used in everyday life. However, an insufficient computing efficiency due to the so-called von Neumann bottleneck cannot satisfy the demand for real-time processing of rapidly growing data. Memristive…

Applied Physics · Physics 2024-02-23 Jing Yang , Lingxiang Hu , Liufeng Shen , Jingrui Wang , Peihong Cheng , Huanming Lu , Fei Zhuge , Zhizhen Ye

With the rapid advent of generative models, efficiently deploying these models on specialized hardware has become critical. Tensor Processing Units (TPUs) are designed to accelerate AI workloads, but their high power consumption…

Hardware Architecture · Computer Science 2025-03-04 Zhantong Zhu , Hongou Li , Wenjie Ren , Meng Wu , Le Ye , Ru Huang , Tianyu Jia

Large language model (LLM) inference has been a prevalent demand in daily life and industries. The large tensor sizes and computing complexities in LLMs have brought challenges to memory, computing, and databus. This paper proposes a…

Hardware Architecture · Computer Science 2025-09-19 Yimin Wang , Yue Jiet Chong , Xuanyao Fong

The Von Neumann bottleneck, a fundamental challenge in conventional computer architecture, arises from the inability to execute fetch and data operations simultaneously due to a shared bus linking processing and memory units. This…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-12-10 Md Tawsif Rahman Chowdhury , Huynh Quang Nguyen Vo , Paritosh Ramanan , Murat Yildirim , Gozde Tutuncuoglu

This work investigates the role of the emerging Analog In-memory computing (AIMC) paradigm in enabling Medical AI analysis and improving the certainty of these models at the edge. It contrasts AIMC's efficiency with traditional digital…

Image and Video Processing · Electrical Eng. & Systems 2024-03-15 Imane Hamzaoui , Hadjer Benmeziane , Zayneb Cherif , Kaoutar El Maghraoui

Analog In-Memory Computing (AIMC) is emerging as a disruptive paradigm for heterogeneous computing, potentially delivering orders of magnitude better peak performance and efficiency over traditional digital signal processing architectures…

DNNs are widely used but face significant computational costs due to matrix multiplications, especially from data movement between the memory and processing units. One promising approach is therefore Processing-in-Memory as it greatly…

Hardware Architecture · Computer Science 2024-01-19 Lorenzo Sonnino , Shaswot Shresthamali , Yuan He , Masaaki Kondo

Deep neural networks have revolutionized the field of machine learning by providing unprecedented human-like performance in solving many real-world problems such as image and speech recognition. Training of large DNNs, however, is a…

Emerging Technologies · Computer Science 2017-12-05 Nandakumar S. R. , Manuel Le Gallo , Irem Boybat , Bipin Rajendran , Abu Sebastian , Evangelos Eleftheriou

The implementation of Hyperdimensional Computing (HDC) on In-Memory Computing (IMC) architectures faces significant challenges due to the mismatch between highdimensional vectors and IMC array sizes, leading to inefficient memory…

Hardware Architecture · Computer Science 2025-02-13 Do Yeong Kang , Yeong Hwan Oh , Chanwook Hwang , Jinhee Kim , Kang Eun Jeon , Jong Hwan Ko

The conventional von Neumann architecture has been revealed as a major performance and energy bottleneck for rising data-intensive applications. %, due to the intensive data movements. The decade-old idea of leveraging in-memory processing…

Hardware Architecture · Computer Science 2019-06-18 Bing Li , Bonan Yan , Hai , Li

Neuromorphic vision sensors (NVS) can enable energy savings due to their event-driven that exploits the temporal redundancy in video streams from a stationary camera. However, noise-driven events lead to the false triggering of the object…

Image and Video Processing · Electrical Eng. & Systems 2021-07-30 Sumon Kumar Bose , Deepak Singla , Arindam Basu

Barrett's algorithm is one of the most widely used methods for performing modular multiplication, a critical nonlinear operation in modern privacy computing techniques such as homomorphic encryption (HE) and zero-knowledge proofs (ZKP).…

Cryptography and Security · Computer Science 2025-11-06 Haomin Li , Fangxin Liu , Chenyang Guan , Zongwu Wang , Li Jiang , Haibing Guan

Magneto-Electric FET (MEFET) is a recently developed post-CMOS FET, which offers intriguing characteristics for high speed and low-power design in both logic and memory applications. In this paper, for the first time, we propose a…

Emerging Technologies · Computer Science 2020-09-15 Shaahin Angizi , Navid Khoshavi , Andrew Marshall , Peter Dowben , Deliang Fan

Processing-in-Memory (PIM) enhances memory with computational capabilities, potentially solving energy and latency issues associated with data transfer between memory and processors. However, managing concurrent computation and data flow…

Hardware Architecture · Computer Science 2025-05-09 Ahmed Mamdouh , Haoran Geng , Michael Niemier , Xiaobo Sharon Hu , Dayane Reis

Combinatorial optimization problems are funda- mental for various fields ranging from finance to wireless net- works. This work presents a simulated bifurcation (SB) Ising solver in CMOS for NP-hard optimization problems. Analog domain…

Systems and Control · Electrical Eng. & Systems 2025-04-15 Alana Marie Dee , Sajjad Moazeni

Building upon previously introduced Bistable Vortex Memory (BVM) as a novel, nonvolatile, high-density, and scalable superconductor memory technology, this work presents a methodology that uses BVM arrays to address challenges in…

Ising Machine is a promising computing approach for solving combinatorial optimization problems. It is naturally suited for energy-saving and compact in-memory computing implementations with emerging memories. A na\"ive in-memory computing…

Hardware Architecture · Computer Science 2024-01-30 George Higgins Hutchinson , Ethan Sifferman , Tinish Bhattacharya , Dmitri B. Strukov