English
Related papers

Related papers: Gemmini: Enabling Systematic Deep-Learning Archite…

200 papers

Several distributed frameworks have been developed to scale Graph Neural Networks (GNNs) on billion-size graphs. On several benchmarks, we observe that the graph partitions generated by these frameworks have heterogeneous data distributions…

Machine Learning · Computer Science 2023-11-07 Dhruv Deshmukh , Gagan Raj Gupta , Manisha Chawla , Vishwesh Jatala , Anirban Haldar

The acceleration of pruned Deep Neural Networks (DNNs) on edge devices such as Microcontrollers (MCUs) is a challenging task, given the tight area- and power-constraints of these devices. In this work, we propose a three-fold contribution…

Machine Learning · Computer Science 2025-03-20 Francesco Daghero , Daniele Jahier Pagliari , Francesco Conti , Luca Benini , Massimo Poncino , Alessio Burrello

Distributed systems can be found in various applications, e.g., in robotics or autonomous driving, to achieve higher flexibility and robustness. Thereby, data flow centric applications such as Deep Neural Network (DNN) inference benefit…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-10-14 Fabian Kreß , El Mahdi El Annabi , Tim Hotfilter , Julian Hoefer , Tanja Harbaum , Juergen Becker

On-chip DNN inference and training at the Extreme-Edge (TinyML) impose strict latency, throughput, accuracy and flexibility requirements. Heterogeneous clusters are promising solutions to meet the challenge, combining the flexibility of…

Hardware Architecture · Computer Science 2023-04-03 Angelo Garofalo , Yvan Tortorella , Matteo Perotti , Luca Valente , Alessandro Nadalini , Luca Benini , Davide Rossi , Francesco Conti

The growing demand for efficient, high-performance processing in machine learning (ML) and image processing has made hardware accelerators, such as GPUs and Data Streaming Accelerators (DSAs), increasingly essential. These accelerators…

Hardware Architecture · Computer Science 2025-04-17 Qunyou Liu , Marina Zapater , David Atienza

Emerging intelligent embedded devices rely on Deep Neural Networks (DNNs) to be able to interact with the real-world environment. This interaction comes with the ability to retrain DNNs, since environmental conditions change continuously in…

Hardware Architecture · Computer Science 2020-10-13 Reza Hojabr , Kamyar Givaki , Kossar Pourahmadi , Parsa Nooralinejad , Ahmad Khonsari , Dara Rahmati , M. Hassan Najafi

Deep neural networks (DNNs) have recently achieved impressive success across a wide range of real-world vision and language processing tasks, spanning from image classification to many other downstream vision tasks, such as object…

Machine Learning · Computer Science 2025-12-23 Xiangzhong Luo , Di Liu , Hao Kong , Shuo Huai , Hui Chen , Guochu Xiong , Weichen Liu

Processing-in-memory architectures have been regarded as a promising solution for CNN acceleration. Existing PIM accelerator designs rely heavily on the experience of experts and require significant manual design overhead. Manual design…

Hardware Architecture · Computer Science 2024-02-29 Wanqian Li , Xiaotian Sun , Xinyu Wang , Lei Wang , Yinhe Han , Xiaoming Chen

The explosive growth of various types of big data and advances in AI technologies have catalyzed a new type of workloads called multi-modal DNNs. Multi-modal DNNs are capable of interpreting and reasoning about information from multiple…

Efficient on-device neural network (NN) inference offers predictable latency, improved privacy and reliability, and lower operating costs for vendors than cloud-based inference. This has sparked recent development of microcontroller-scale…

Machine Learning · Computer Science 2025-11-03 Josh Millar , Yushan Huang , Sarab Sethi , Hamed Haddadi , Anil Madhavapeddy

Processing-In-Memory (PIM) architectures offer a promising approach to accelerate Graph Neural Network (GNN) training and inference. However, various PIM devices such as ReRAM, FeFET, PCM, MRAM, and SRAM exist, with each device offering…

The devices designed for the Internet-of-Things encompass a large variety of distinct processor architectures, forming a highly heterogeneous zoo. In order to tackle this, we employ a simulator to estimate the performance of the…

Hardware Architecture · Computer Science 2024-03-13 Cristian Ramírez , Adrián Castelló , Héctor Martínez , Enrique S. Quintana-Ortí

In the ever-evolving landscape of Deep Neural Networks (DNN) hardware acceleration, unlocking the true potential of systolic array accelerators has long been hindered by the daunting challenges of expertise and time investment. Large…

Hardware Architecture · Computer Science 2024-07-19 Deepak Vungarala , Mahmoud Nazzal , Mehrdad Morsali , Chao Zhang , Arnob Ghosh , Abdallah Khreishah , Shaahin Angizi

Existing FPGA-based DNN accelerators typically fall into two design paradigms. Either they adopt a generic reusable architecture to support different DNN networks but leave some performance and efficiency on the table because of the…

Hardware Architecture · Computer Science 2021-03-25 Xiaofan Zhang , Hanchen Ye , Junsong Wang , Yonghua Lin , Jinjun Xiong , Wen-mei Hwu , Deming Chen

As the size of real-world graphs increases, training Graph Neural Networks (GNNs) has become time-consuming and requires acceleration. While previous works have demonstrated the potential of utilizing FPGA for accelerating GNN training, few…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-03-06 Yi-Chien Lin , Bingyi Zhang , Viktor Prasanna

Graph Neural Network (GNN) inference is used in many real-world applications. Data sparsity in GNN inference, including sparsity in the input graph and the GNN model, offer opportunities to further speed up inference. Also, many pruning…

Distributed, Parallel, and Cluster Computing · Computer Science 2023-03-24 Bingyi Zhang , Viktor Prasanna

Ensuring the confidentiality and integrity of DNN accelerators is paramount across various scenarios spanning autonomous driving, healthcare, and finance. However, current security approaches typically require extensive hardware resources,…

Hardware Architecture · Computer Science 2025-08-27 Wei Xuan , Zhongrui Wang , Lang Feng , Ning Lin , Zihao Xuan , Rongliang Fu , Tsung-Yi Ho , Yuzhong Jiao , Luhong Liang

Graph Neural Networks (GNNs) have been widely adopted due to their strong performance. However, GNN training often relies on expensive, high-performance computing platforms, limiting accessibility for many tasks. Profiling of representative…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-11-12 Tong Qiao , Ao Zhou , Yingjie Qi , Yiou Wang , Han Wan , Jianlei Yang , Chunming Hu

Distributed training is a novel approach to accelerate Deep Neural Networks (DNN) training, but common training libraries fall short of addressing the distributed cases with heterogeneous processors or the cases where the processing nodes…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-07-17 Ali HeydariGorji , Siavash Rezaei , Mahdi Torabzadehkashi , Hossein Bobarshad , Vladimir Alves , Pai H. Chou

Heterogeneous hardware like Gaudi processor has been developed to enhance computations, especially matrix operations for Transformer-based large language models (LLMs) for generative AI tasks. However, our analysis indicates that…

Hardware Architecture · Computer Science 2024-12-31 Chengming Zhang , Xinheng Ding , Baixi Sun , Xiaodong Yu , Weijian Zheng , Zhen Xie , Dingwen Tao