English
Related papers

Related papers: Efficient Multiway Hash Join on Reconfigurable Har…

200 papers

To overcome the barrier of storage and computation, the hashing technique has been widely used for nearest neighbor search in multimedia retrieval applications recently. Particularly, cross-modal retrieval that searches across different…

Information Retrieval · Computer Science 2019-05-16 Sarawut Markchit , Chih-Yi Chiu

A simple method for improving cache efficiency of serial and parallel explicit finite procedure with application to casting solidification simulation over three-dimensional complex geometries is presented. The method is based on division of…

Distributed, Parallel, and Cluster Computing · Computer Science 2010-05-19 Ruhollah Tavakoli

Convolutional neural networks (CNNs) are one of the most successful machine learning techniques for image, voice and video processing. CNNs require large amounts of processing capacity and memory bandwidth. Hardware accelerators have been…

Hardware Architecture · Computer Science 2018-05-03 James Garland , David Gregg

In this paper, we study several critical issues which must be tackled before one can apply b-bit minwise hashing to the volumes of data often used industrial applications, especially in the context of search. 1. (b-bit) Minwise hashing…

Information Retrieval · Computer Science 2012-05-15 Ping Li , Anshumali Shrivastava , Arnd Christian Konig

Hardware accelerators for convolution neural networks (CNNs) enable real-time applications of artificial intelligence technology. However, most of the existing designs suffer from low hardware utilization or high area cost due to complex…

Hardware Architecture · Computer Science 2022-05-06 Kuo-Wei Chang , Tian-Sheuan Chang

Accuracy and efficiency remain challenges for multi-party computation (MPC) frameworks. Spin is a GPU-accelerated MPC framework that supports multiple computation parties and a dishonest majority adversarial setup. We propose optimized…

Cryptography and Security · Computer Science 2024-02-27 Wuxuan Jiang , Xiangjun Song , Shenbai Hong , Haijun Zhang , Wenxin Liu , Bo Zhao , Wei Xu , Yi Li

We consider deployment of the particle filter on modern massively parallel hardware architectures, such as Graphics Processing Units (GPUs), with a focus on the resampling stage. While standard multinomial and stratified resamplers require…

Computation · Statistics 2012-02-29 Lawrence Murray

A hallmark of biological intelligence is neural reuse,the ability to preserve past learning and repurpose it for new tasks and changing environments. Photonic neural hardware offers high-bandwidth, low-latency computation, but current…

With a view to managing the increasing traffic in computer networks, round robin arbiter has been proposed to work with packet switching system to have increased speed in providing access and scheduling. Round robin arbiter is a doorway to…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-04-27 Arnab Paul , Mamdudul Haque Khan , M. Muktadir Rahman , Tanvir Zaman Khan , Prajoy Podder , Md. Yeasir Akram Khan

In the recent years, heterogeneous machine learning accelerators have become of significant interest in science, engineering and industry. The major processing speed bottlenecks in these platforms come from (a) an electronic data…

Optics · Physics 2022-08-25 Maria Solyanik-Gorgone , Behrouz Movahhed , Volker J Sorger

In computational neuroscience, as well as in machine learning, neuromorphic devices promise an accelerated and scalable alternative to neural network simulations. Their neural connectivity and synaptic capacity depends on their specific…

Computational complexity of the brute-force implementation of the bilateral filter (BF) depends on its filter kernel size. To achieve the constant-time BF whose complexity is irrelevant to the kernel size, many techniques have been…

Computer Vision and Pattern Recognition · Computer Science 2018-03-02 Longquan Dai , Mengke Yuan , Xiaopeng Zhang

Database applications are increasingly bottlenecked by memory bandwidth and latency due to the memory wall and the limited scalability of DRAM. Join queries, central to analytical workloads, require intensive memory access and are…

Hardware Architecture · Computer Science 2025-08-13 Sabiha Tajdari , Anastasia Ailamaki , Sandhya Dwarkadas

Early scheduling algorithms usually adjusted the clock cycle duration to the execution time of the slowest operation. This resulted in large slack times wasted in those cycles executing faster operations. To reduce the wasted times…

Hardware Architecture · Computer Science 2011-11-09 R. Ruiz-Sautua , M. C. Molina , J. M. Mendias , R. Hermida

This paper investigates hardware-based memory compression designs to increase the memory bandwidth. When lines are compressible, the hardware can store multiple lines in a single memory location, and retrieve all these lines in a single…

Hardware Architecture · Computer Science 2018-07-23 Vinson Young , Sanjay Kariyappa , Moinuddin K. Qureshi

Reconfigurable Intelligent Surfaces (RISs) are becoming one of the fundamental building blocks of next-generation wireless communication systems. To that end, RIS phase configuration optimization is an important issue, where finding the…

Signal Processing · Electrical Eng. & Systems 2023-08-07 Samed Keşir , M. Yaser Yağan , İbrahim Hökelek , Ali Emre Pusane , Ali Görçin

Advances in life sciences over the last few decades have lead to the generation of a huge amount of biological data. Computing research has become a vital part in driving biological discovery where analysis and categorization of biological…

Computational Engineering, Finance, and Science · Computer Science 2014-03-31 S. M. Vidanagamachchi , S. D. Dewasurendra , R. G. Ragel , M. Niranjan

There are increasing number of works addressing the design challenges of fast, scalable solutions for the growing number of new type of applications. Recently, many of the solutions aimed at improving processing element capabilities to…

Hardware Architecture · Computer Science 2019-12-16 Somnath Mazumdar , Alberto Scionti

Artificial neural networks have become ubiquitous in modern life, which has triggered the emergence of a new class of application specific integrated circuits for their acceleration. ReRAM-based accelerators have gained significant traction…

Signal Processing · Electrical Eng. & Systems 2019-08-14 Jason K. Eshraghian , Sung-Mo Kang , Seungbum Baek , Garrick Orchard , Herbert Ho-Ching Iu , Wen Lei

We present an efficient lock-free algorithm for parallel accessible hash tables with open addressing, which promises more robust performance and reliability than conventional lock-based implementations. ``Lock-free'' means that it is…

Distributed, Parallel, and Cluster Computing · Computer Science 2007-05-23 Hui Gao , Jan Friso Groote , Wim H. Hesselink