English
Related papers

Related papers: Cause Mining and Controller Synthesis with STL

200 papers

This paper considers the problem of controller synthesis of signal temporal logic (STL) specifications for large-scale multi-agent systems, where the agents are dynamically coupled and subject to collaborative tasks. A compositional…

Systems and Control · Electrical Eng. & Systems 2025-03-18 Siyuan Liu , Adnane Saoud , Dimos V. Dimarogonas

The control synthesis of a dynamic system subject to a signal temporal logic (STL) specification is commonly formulated as a mixed-integer linear/convex programming (MILP/MICP) problem. Solving such a problem is computationally expensive…

Systems and Control · Electrical Eng. & Systems 2023-09-18 Zengjie Zhang , Sofie Haesaert

Cyber-physical systems are conducting increasingly complex tasks, which are often modeled using formal languages such as temporal logic. The system's ability to perform the required tasks can be curtailed by malicious adversaries that mount…

Systems and Control · Computer Science 2019-07-25 Luyao Niu , Jie Fu , Andrew Clark

This paper presents an algorithmic framework for control synthesis of continuous dynamical systems subject to signal temporal logic (STL) specifications. We propose a novel algorithm to obtain a time-partitioned finite automaton from an STL…

Systems and Control · Electrical Eng. & Systems 2022-10-05 Qi Heng Ho , Roland B. Ilyes , Zachary N. Sunberg , Morteza Lahijanian

In this paper, we propose a control synthesis method for signal temporal logic (STL) specifications with neural networks (NNs). Most of the previous works consider training a controller for only a given STL specification. These approaches,…

Systems and Control · Electrical Eng. & Systems 2022-12-13 Wataru Hashimoto , Kazumune Hashimoto , Masako Kishida , Shigemasa Takai

In this work, we propose a novel approach for the continuous-time control synthesis of nonlinear systems under nested signal temporal logic (STL) specifications. While the majority of existing literature focuses on control synthesis for STL…

Systems and Control · Electrical Eng. & Systems 2024-01-24 Pian Yu , Xiao Tan , Dimos V. Dimarogonas

In runtime verification, manually formalizing a specification for monitoring system executions is a tedious and error-prone process. To address this issue, we consider the problem of automatically synthesizing formal specifications from…

Artificial Intelligence · Computer Science 2023-10-27 Ritam Raha , Rajarshi Roy , Nathanael Fijalkow , Daniel Neider , Guillermo A. Perez

Prior work on automatic control synthesis for cyber-physical systems under logical constraints has primarily focused on environmental disturbances or modeling uncertainties, however, the impact of deliberate and malicious attacks has been…

Systems and Control · Electrical Eng. & Systems 2019-07-25 Luyao Niu , Andrew Clark

The verification and validation of cyber-physical systems is known to be a difficult problem due to the different modeling abstractions used for control components and for software components. A recent trend to address this difficulty is to…

Logic in Computer Science · Computer Science 2010-10-28 Pritam Roy , Paulo Tabuada , Rupak Majumdar

We design controllers from formal specifications for positive discrete-time monotone systems that are subject to bounded disturbances. Such systems are widely used to model the dynamics of transportation and biological networks. The…

Systems and Control · Computer Science 2018-03-20 Sadra Sadraddini , Calin Belta

We present a framework to synthesize control policies for nonlinear dynamical systems from complex temporal constraints specified in a rich temporal logic called Signal Temporal Logic (STL). We propose a novel smooth and differentiable STL…

Systems and Control · Computer Science 2019-04-29 Iman Haghighi , Noushin Mehdipour , Ezio Bartocci , Calin Belta

In this paper, we investigate the controller design problem for linear disturbed systems under signal temporal logic (STL) specifications imposing both spatial and temporal constraints on system behavior. We first implement zonotope-based…

Systems and Control · Electrical Eng. & Systems 2021-10-18 Wei Ren , Raphael Jungers

Temporal synthesis is the automated design of a system that interacts with an environment, using the declarative specification of the system's behavior. A popular language for providing such a specification is Linear Temporal Logic, or LTL.…

Logic in Computer Science · Computer Science 2020-08-18 Shufang Zhu , Lucas M. Tabajara , Jianwen Li , Geguang Pu , Moshe Y. Vardi

There are spatio-temporal rules that dictate how robots should operate in complex environments, e.g., road rules govern how (self-driving) vehicles should behave on the road. However, seamlessly incorporating such rules into a robot control…

Robotics · Computer Science 2022-02-07 Karen Leung , Marco Pavone

In this paper, we focus on the problem of compositional synthesis of controllers enforcing signal temporal logic (STL) tasks over a class of continuous-time nonlinear interconnected systems. By leveraging the idea of funnel-based control,…

Systems and Control · Electrical Eng. & Systems 2023-09-27 Siyuan Liu , Adnane Saoud , Pushpak Jagtap , Dimos V. Dimarogonas , Majid Zamani

This paper focuses on synthesizing control policies for discrete-time stochastic control systems together with a lower bound on the probability that the systems satisfy the complex temporal properties. The desired properties of the system…

Systems and Control · Electrical Eng. & Systems 2020-08-07 Pushpak Jagtap , Sadegh Soudjani , Majid Zamani

Signal Temporal Logic (STL), has recently seen extensive development, owing to its rich expressivenes for autonomous planning and control. Nevertheless, existing verification and control synthesis methods are limited with respect to the…

Robotics · Computer Science 2026-05-28 Panagiotis Rousseas , Dimos V. Dimarogonas

We present a robust control framework for time-critical systems in which satisfying real-time constraints robustly is of utmost importance for the safety of the system. Signal Temporal Logic (STL) provides a formal means to express a large…

Systems and Control · Electrical Eng. & Systems 2021-12-15 Alena Rodionova , Lars Lindemann , Manfred Morari , George J. Pappas

Reactive synthesis builds a system from a specification given as a temporal logic formula. Traditionally, reactive synthesis is defined for systems with Boolean input and output variables. Recently, new theories and techniques have been…

Logic in Computer Science · Computer Science 2021-08-03 Benedikt Maderbacher , Roderick Bloem

Motivated by the recent interest in risk-aware control, we study a continuous-time control synthesis problem to bound the risk that a stochastic linear system violates a given specification. We use risk signal temporal logic as a…

Systems and Control · Electrical Eng. & Systems 2022-04-12 Sleiman Safaoui , Lars Lindemann , Iman Shames , Tyler H. Summers