English
Related papers

Related papers: EffiTest: Efficient Delay Test and Statistical Pre…

200 papers

During post-silicon validation, manufactured integrated circuits are extensively tested in actual system environments to detect design bugs. Bug localization involves identification of a bug trace (a sequence of inputs that activates and…

Logic in Computer Science · Computer Science 2017-07-26 Eshan Singh , Clark Barrett , Subhasish Mitra

The proliferation of heterogeneous chip multiprocessors in recent years has reached unprecedented levels. Traditional homogeneous platforms have shown fundamental limitations when it comes to enabling high-performance yet-ultra-low-power…

Adiabatic Quantum-Flux-Parametron (AQFP) logic is an ultra-low-power superconducting logic family with energy consumption approaching the Shannon limit, making it attractive for quantum computing control and cryogenic computing systems.…

Emerging Technologies · Computer Science 2026-04-13 Robert S. Aviles , Ziyu Liu , Jingkai Hong , Sasan Razmkhah , Massoud Pedram , Peter A. Beerel

Superconducting qubit parameters drift on sub-second timescales, motivating calibration and benchmarking techniques that can be executed on millisecond timescales. We demonstrate an on-FPGA workflow that co-locates pulse generation, data…

The computation of a cyber-physical system's reaction to a stimulus typically involves the execution of several tasks. The delay between stimulus and reaction thus depends on the interaction of these tasks and is subject to timing…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-04-23 Max J. Friese , Thorsten Ehlers , Dirk Nowotka

Reliability and real-time responsiveness in safety-critical systems have traditionally been achieved using error detection mechanisms, such as LockStep, which require pre-configured checker cores,strict synchronisation between main and…

Hardware Architecture · Computer Science 2025-03-19 Tinglue Wang , Yiming Li , Wei Tang , Jiapeng Guan , Zhenghui Guo , Renshuang Jiang , Ran Wei , Jing Li , Zhe Jiang

We present a quantum circuit optimization technique that takes into account the variability in error rates that is inherent across present day noisy quantum computing platforms. This method can be run post qubit routing or post-compilation,…

Quantum Physics · Physics 2023-03-22 Paul D. Nation , Matthew Treinish

Early scheduling algorithms usually adjusted the clock cycle duration to the execution time of the slowest operation. This resulted in large slack times wasted in those cycles executing faster operations. To reduce the wasted times…

Hardware Architecture · Computer Science 2011-11-09 R. Ruiz-Sautua , M. C. Molina , J. M. Mendias , R. Hermida

Parameter-efficient tuning (PET) aims to transfer pre-trained foundation models to downstream tasks by learning a small number of parameters. Compared to traditional fine-tuning, which updates the entire model, PET significantly reduces…

Computer Vision and Pattern Recognition · Computer Science 2025-08-27 Kwonyoung Kim , Jungin Park , Jin Kim , Hyeongjun Kwon , Kwanghoon Sohn

The adiabatic quantum-flux parametron (AQFP) is a promising energy-efficient superconducting technology. Before technology mapping, additional buffer and splitter cells need to be inserted into AQFP circuits to fulfill two special…

Logic in Computer Science · Computer Science 2021-09-02 Siang-Yun Lee , Heinz Riener , Giovanni De Micheli

Internet speed tests are indispensable for users, ISPs, and policymakers, but their static flooding-based design imposes growing costs: a single high-speed test can transfer hundreds of MB, and collectively, platforms like Ookla, M-Lab, and…

Networking and Internet Architecture · Computer Science 2026-05-04 Haarika Manda , Manshi Sagar , Yogesh , Kartikay Singh , Cindy Zhao , Tarun Mangla , Phillipa Gill , Elizabeth Belding , Arpit Gupta

Many hardware structures in today's high-performance out-of-order processors do not scale in an efficient way. To address this, different solutions have been proposed that build execution schedules in an energy-efficient manner. Issue time…

Hardware Architecture · Computer Science 2021-09-08 Andreas Diavastos , Trevor E. Carlson

Power systems, including synchronous generator systems, are typical systems that strive for stable operation. In this article, we numerically study the fault transient process of a synchronous generator system based on the first benchmark…

Numerical Analysis · Mathematics 2025-02-25 Sixu Wu , Feng Ji , Lu Gao , Ruili Zhang , Cunwei Tang , Yifa Tang

We present and experimentally implement a real-time protocol for calibrating the frequency of a resonantly driven qubit, achieving exponential scaling in calibration precision with the number of measurements, up to the limit imposed by…

Operating frequency of a pipelined circuit is determined by the delay of the slowest pipeline stage. However, under statistical delay variation in sub-100nm technology regime, the slowest stage is not readily identifiable and the estimation…

Hardware Architecture · Computer Science 2011-11-09 Animesh Datta , Swarup Bhunia , Saibal Mukhopadhyay , Nilanjan Banerjee , Kaushik Roy

A new approach for enhancing the process-variation tolerance of digital circuits is described. We extend recent advances in statistical timing analysis into an optimization framework. Our objective is to reduce the performance variance of a…

Hardware Architecture · Computer Science 2011-11-09 Osama Neiroukh , Xiaoyu Song

Intermediate-task transfer can benefit a wide range of NLP tasks with properly selected source datasets. However, it is computationally infeasible to experiment with all intermediate transfer combinations, making choosing a useful source…

Computation and Language · Computer Science 2022-10-24 Wangchunshu Zhou , Canwen Xu , Julian McAuley

The rise of IoT has increased the need for on-edge machine learning, with TinyML emerging as a promising solution for resource-constrained devices such as MCU. However, evaluating their performance remains challenging due to diverse…

Machine Learning · Computer Science 2025-12-01 Pietro Bartoli , Christian Veronesi , Andrea Giudici , David Siorpaes , Diana Trojaniello , Franco Zappa

Multiple beyond-CMOS information processing devices are presently under active research and require methods of benchmarking them. A new approach for calculating the performance metric, energy-delay product, of such devices is proposed. The…

Mesoscale and Nanoscale Physics · Physics 2015-06-17 Angik Sarkar , Dmitri E. Nikonov , Ian A. Young , Behtash Behin-Aein , Supriyo Datta

This paper addresses the problem of robust clock phase offset estimation for the IEEE 1588 precision time protocol (PTP) in the presence of delay attacks. Delay attacks are one of the most effective cyber attacks in PTP, as they cannot be…

Applications · Statistics 2016-11-17 Anantha K. Karthik , Rick S. Blum