Related papers: Testable Design of Repeaterless Low Swing On-Chip …
LoRaWAN is nowadays one of the most popular protocols for low-power Internet-of-Things communications. Although its physical layer, namely LoRa, has been thoroughly studied in the literature, aspects related to the synchronization of LoRa…
Recent studies exploited external periodic synchronous signals to synchronize a pair of network nodes to address a threat of delaying the communications between the nodes. However, the sensing-based synchronization may yield faults due to…
This paper concerns the reliability of a pair of coupled oscillators in response to fluctuating inputs. Reliability means that an input elicits essentially identical responses upon repeated presentations regardless of the network's initial…
Realizing compact and scalable Ising machines that are compatible with CMOS-process technology is crucial to the effectiveness and practicality of using such hardware platforms for accelerating computationally intractable problems. Besides…
We propose a methodology to analyze synchronization in an ensemble of diffusively coupled multistable systems. First, we study how two bidirectionally coupled multistable oscillators synchronize and demonstrate the high complexity of the…
In this paper, the performance of a binary phase shift keyed random time-hopping impulse radio system with pulse-based polarity randomization is analyzed. Transmission over frequency-selective channels is considered and the effects of…
This work investigates a bistatic OFDM-based integrated sensing and communication (ISAC) system under a single-target scenario, considering both line-of-sight (LOS) presence and LOS blockage cases. A sliding window-based sensing receiver…
Controlling complex networks is of paramount importance in science and engineering. Despite recent efforts to improve controllability and synchronous strength, little attention has been paid to the speed of pinning synchronizability (rate…
Energy-efficiency and design-complexity of high-speed on-chip and inter-chip data-interconnects has emerged as the major bottleneck for high-performance computing-systems. As a solution, we propose an ultra-low energy interconnect…
Recent advances in neuromorphic signal processing have introduced time encoding machines as a promising alternative to conventional uniform sampling for low-power communication receivers. In this paradigm, analog signals are converted into…
A decision feedback circuit with integrated offset compensation is presented in this paper. The circuit is built around the sense amplifier comparator. The feedback loop is closed around the first stage of the comparator resulting in…
Aiming at simplifying the hardware structure and reducing the energy consumption in wireless communication via reconfigurable intelligent surfaces (RIS), this paper introduces a novel RIS design founded on the correlation between the phase…
The gamut of todays internet-connected embedded devices has led to increased concerns regarding the security and confidentiality of data. Most internet-connected embedded devices employ mathematically secure cryptographic algorithms to…
High impedance connecting links and cables are modeled at low frequency in terms of their impedance to ground and to neigbouring connecting links. The impedance is usually considered to be the parallel combination of a resistance and a…
The performance increase up to the sensor resolution in repetitive control (RC) invalidates the standard assumption in RC that data is available at equidistant time instances, e.g., in systems with package loss or when exploiting…
We present an example of the practical implementation of a protocol for experimental bifurcation detection based on on-line identification and feedback control ideas. The idea is to couple the experiment with an on-line computer-assisted…
Wafer-level testing is an important step for process and quality control of electronic chips in integrated circuit (IC) manufacturing which occurs before packaging. The process of wafer probing in its conventional contacting schemes,…
This paper proposes and evaluates a novel architecture for a low-power Time-to-Digital Converter with high resolution, optimized for both integration in multichannel chips and high rate operation (40 Mconversion/s/channel). This converter…
In a high-speed coherent optical transmission system, typically the signals obtained at the receiver front-end are digitized using very high-speed ADCs and then processed in the digital domain to remove optical channel impairments. In this…
Recently, intermittent computing (IC) has received tremendous attention due to its high potential in perpetual sensing for Internet-of-Things (IoT). By harvesting ambient energy, battery-free devices can perform sensing intermittently…