English
Related papers

Related papers: Automatic Nested Loop Acceleration on FPGAs Using …

200 papers

Implementing embedded neural network processing at the edge requires efficient hardware acceleration that couples high computational performance with low power consumption. Driven by the rapid evolution of network architectures and their…

Hardware Architecture · Computer Science 2021-06-25 Petar Jokic , Erfan Azarkhish , Andrea Bonetti , Marc Pons , Stephane Emery , Luca Benini

Coarse grained overlay architectures improve FPGA design productivity by providing fast compilation and software-like programmability. Throughput oriented spatially configurable overlays typically suffer from area overheads due to the…

Hardware Architecture · Computer Science 2016-06-22 Xiangwei Li , Abhishek Jain , Douglas Maskell , Suhaib A. Fahmy

The rapid updates in error-resilient applications along with their quest for high throughput have motivated designing fast approximate functional units for Field-Programmable Gate Arrays (FPGAs). Studies that proposed imprecise functional…

Hardware Architecture · Computer Science 2022-06-29 Zahra Ebrahimi , Muhammad Zaid , Mark Wijtvliet , Akash Kumar

Despite all the available commercial and open-source frameworks to ease deploying FPGAs in accelerating applications, the current schemes fail to support sharing multiple accelerators among various applications. There are three main…

Hardware Architecture · Computer Science 2019-10-02 Siavash Rezaei , Eli Bozorgzadeh , Kanghee Kim

Coarse-Grained Reconfigurable Architectures (CGRAs) are a promising and versatile accelerator platform, offering a balance between the performance and efficiency of specialized accelerators and the software programmability. However, their…

Programming Languages · Computer Science 2026-04-07 Shangkun Li , Jinming Ge , Diyuan Tao , Zeyu Li , Jiawei Liang , Linfeng Du , Jiang Xu , Wei Zhang , Cheng Tan

Edge-AI applications demand high-throughput, low-latency inference on FPGAs under tight resource and power constraints. This survey provides a comprehensive review of two key architectural decisions for FPGA-based neural network…

Hardware Architecture · Computer Science 2025-06-03 Richie Li

Graph Neural Networks (GNNs) have recently gained attention due to their performance on non-Euclidean data. The use of custom hardware architectures proves particularly beneficial for GNNs due to their irregular memory access patterns,…

Hardware Architecture · Computer Science 2025-03-03 Pedro Gimenes , Yiren Zhao , George Constantinides

With the continued growth in field-programmable gate array (FPGA) capacity and their incorporation into new environments such as datacenters, we have witnessed the introduction of a new class of reconfigurable acceleration devices (RADs)…

Hardware Architecture · Computer Science 2023-01-13 Andrew Boutros , Eriko Nurvitadhi , Vaughn Betz

The proliferation of high-throughput sequencing machines ensures rapid generation of up to billions of short nucleotide fragments in a short period of time. This massive amount of sequence data can quickly overwhelm today's storage and…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-11-13 Subho S. Banerjee , Mohamed El-Hadedy , Jong Bin Lim , Zbigniew T. Kalbarczyk , Deming Chen , Steve Lumetta , Ravishankar K. Iyer

Due to recent advances in digital technologies, and availability of credible data, an area of artificial intelligence, deep learning, has emerged, and has demonstrated its ability and effectiveness in solving complex learning problems not…

Neural and Evolutionary Computing · Computer Science 2019-01-03 Ahmad Shawahna , Sadiq M. Sait , Aiman El-Maleh

FPGAs are an attractive type of accelerator for all-purpose HPC computing systems due to the possibility of deploying tailored hardware on demand. However, the common tools for programming and operating FPGAs are still complex to use,…

Hardware Architecture · Computer Science 2022-09-12 Gabriel Rodriguez-Canal , Nick Brown , Yuri Torres , Arturo Gonzalez-Escribano

In this work, we propose a configurable many-core overlay for high-performance embedded computing. The size of internal memory, supported operations and number of ports can be configured independently for each core of the overlay. The…

Hardware Architecture · Computer Science 2014-08-25 Mário Véstias , Horácio Neto

This paper presents a configurable Convolutional Neural Network Accelerator (CNNA) for a System on Chip design (SoC). The goal was to accelerate inference of different deep learning networks on an embedded SoC platform. The presented CNNA…

Computer Vision and Pattern Recognition · Computer Science 2020-10-08 Kim Bjerge , Jonathan Horsted Schougaard , Daniel Ejnar Larsen

This paper presents a comprehensive review of recent advances in deploying convolutional neural networks (CNNs) for object detection, classification, and tracking on Field Programmable Gate Arrays (FPGAs). With the increasing demand for…

Hardware Architecture · Computer Science 2025-09-05 Safa Mohammed Sali , Mahmoud Meribout , Ashiyana Abdul Majeed

Coarse-grained Reconfigurable Arrays (CGRAs) are domain-agnostic accelerators that enhance the energy efficiency of resource-constrained edge devices. The CGRA landscape is diverse, exhibiting trade-offs between performance, efficiency, and…

Hardware Architecture · Computer Science 2024-12-13 Zhaoying Li , Pranav Dangi , Chenyang Yin , Thilini Kaushalya Bandara , Rohan Juneja , Cheng Tan , Zhenyu Bai , Tulika Mitra

It is a challenging task to deploy computationally and memory intensive State-of-the-art deep neural networks (DNNs) on embedded systems with limited hardware resources and power budgets. Recently developed techniques like Deep Compression…

Computer Vision and Pattern Recognition · Computer Science 2018-04-13 Yuechao Gao , Nianhong Liu , Sheng Zhang

The record-breaking achievements of deep neural networks (DNNs) in image classification and detection tasks resulted in a surge of new computer vision applications during the past years. However, their computational complexity is…

Image and Video Processing · Electrical Eng. & Systems 2021-06-25 Petar Jokic , Stephane Emery , Luca Benini

Recurrent Neural Networks (RNNs) are vital for sequential data processing. Long Short-Term Memory Autoencoders (LSTM-AEs) are particularly effective for unsupervised anomaly detection in time-series data. However, inherent sequential…

Hardware Architecture · Computer Science 2026-03-17 Aimilios Leftheriotis , Dimosthenis Masouros , Dimitrios Soudris , George Theodoridis

The edge computing paradigm has emerged to handle cloud computing issues such as scalability, security and low response time among others. This new computing trend heavily relies on ubiquitous embedded systems on the edge. Performance and…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-01-28 Mohammad Hosseinabady , Mohd Amiruddin Bin Zainol , Jose Nunez-Yanez

Stencil computation is one of the fundamental computing patterns in many application domains such as scientific computing and image processing. While there are promising studies that accelerate stencils on FPGAs, there lacks an automated…

Hardware Architecture · Computer Science 2022-08-24 Xingyu Tian , Zhifan Ye , Alec Lu , Licheng Guo , Yuze Chi , Zhenman Fang
‹ Prev 1 8 9 10 Next ›