English
Related papers

Related papers: RIPL: An Efficient Image Processing DSL for FPGAs

200 papers

We have designed a Python-based Domain Specific Language (DSL) for modeling synchronous digital circuits. In this DSL, hardware is modeled as a collection of transactions -- running in series, parallel, and loops. When the model is executed…

Large language models (LLMs) have shown promise in register-transfer level (RTL) design automation, but direct RTL generation remains difficult to validate, optimize, and integrate with compiler-based hardware design flows. Hardware…

Hardware Architecture · Computer Science 2026-05-19 Shuo Yin , Yihe Wang , Lancheng Zou , Xufeng Yao , Tinghuan Chen , Chen Bai , Zhengrong Wang , Tsung-Yi Ho , Bei Yu

Overlays have shown significant promise for field-programmable gate-arrays (FPGAs) as they allow for fast development cycles and remove many of the challenges of the traditional FPGA hardware design flow. However, this often comes with a…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-07-18 Mohamed S. Abdelfattah , David Han , Andrew Bitar , Roberto DiCecco , Shane OConnell , Nitika Shanker , Joseph Chu , Ian Prins , Joshua Fender , Andrew C. Ling , Gordon R. Chiu

Efficient and real time segmentation of color images has a variety of importance in many fields of computer vision such as image compression, medical imaging, mapping and autonomous navigation. Being one of the most computationally…

Computer Vision and Pattern Recognition · Computer Science 2017-10-09 Roopal Nahar , Akanksha Baranwal , K. Madhava Krishna

The increasing complexity of large-scale FPGA accelerators poses significant challenges in achieving high performance while maintaining design productivity. High-level synthesis (HLS) has been adopted as a solution, but the mismatch between…

Hardware Architecture · Computer Science 2024-10-18 Jason Lau , Yuanlong Xiao , Yutong Xie , Yuze Chi , Linghao Song , Shaojie Xiang , Michael Lo , Zhiru Zhang , Jason Cong , Licheng Guo

Domain-specific languages (DSLs) are routinely created to simplify difficult or specialized programming tasks. They expose useful abstractions and design patterns in the form of language constructs, provide static semantics to eagerly…

Programming Languages · Computer Science 2020-02-19 Ethan K. Jackson

FPGAs are well established in the signal processing domain, where their fine-grained programmable nature allows the inherent parallelism in these applications to be exploited for enhanced performance. As architectures have evolved, FPGA…

Hardware Architecture · Computer Science 2017-10-18 Abdullah Al-Dujaili , Suhaib A. Fahmy

Field-Programmable Gate Array (FPGA)-based Software-Defined Radio (SDR) is well-suited for experimenting with advanced wireless communication systems, as it allows to alter the architecture promptly while obtaining high performance.…

Hardware Architecture · Computer Science 2023-05-24 Thijs Havinga , Xianjun Jiao , Wei Liu , Ingrid Moerman

Region proposal is critical for object detection while it usually poses a bottleneck in improving the computation efficiency on traditional control-flow architectures. We have observed region proposal tasks are potentially suitable for…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-10-30 Wenzhi Fu , Jianlei Yang , Pengcheng Dai , Yiran Chen , Weisheng Zhao

High-level synthesis (HLS) has received significant attention in recent years, improving programmability for FPGAs. PolyMage is a domain-specific language (DSL) for image processing pipelines that also has a HLS backend to translate the…

Hardware Architecture · Computer Science 2018-12-20 Vinamra Benara , Ziaul Choudhury , Suresh Purini , Uday Bondhugula

Domain Specific Languages (DSLs) increase programmer productivity and provide high performance. Their targeted abstractions allow scientists to express problems at a high level, providing rich details that optimizing compilers can exploit…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-10 George Bisbas , Anton Lydike , Emilien Bauer , Nick Brown , Mathieu Fehr , Lawrence Mitchell , Gabriel Rodriguez-Canal , Maurice Jamieson , Paul H. J. Kelly , Michel Steuwer , Tobias Grosser

For FPGA-based neural network accelerators, digital signal processing (DSP) blocks have traditionally been the cornerstone for handling multiplications. This paper introduces LUTMUL, which harnesses the potential of look-up tables (LUTs)…

Hardware Architecture · Computer Science 2024-11-20 Yanyue Xie , Zhengang Li , Dana Diaconu , Suranga Handagala , Miriam Leeser , Xue Lin

FPGA programming is more complex as compared to Central Processing Units (CPUs) and Graphics Processing Units (GPUs). The coding languages to define the abstraction of Register Transfer Level (RTL) in High Level Synthesis (HLS) for FPGA…

Hardware Architecture · Computer Science 2024-10-04 Rourab Paul , Alberto Ottimo , Marco Danelutto

The process of designing neural architectures requires expert knowledge and extensive trial and error. While automated architecture search may simplify these requirements, the recurrent neural network (RNN) architectures generated by…

Computation and Language · Computer Science 2017-12-22 Martin Schrimpf , Stephen Merity , James Bradbury , Richard Socher

Sparse graphs are ubiquitous in real and virtual worlds. With the phenomenal growth in semi-structured and unstructured data, sizes of the underlying graphs have witnessed a rapid growth over the years. Analyzing such large structures…

Distributed, Parallel, and Cluster Computing · Computer Science 2024-01-08 Ashwina Kumar , M. Venkata Krishna , Prasanna Bartakke , Rahul Kumar , Rajesh Pandian M , Nibedita Behera , Rupesh Nasre

Deep learning (DL) has emerged as a rapidly developing advanced technology, enabling the performance of complex tasks involving image recognition, natural language processing, and autonomous decision-making with high levels of accuracy.…

Hardware Architecture · Computer Science 2026-03-11 Soumita Chatterjee , Sudip Ghosh , Tamal Ghosh , Hafizur Rahaman

Field-Programmable Gate Arrays (FPGAs) are widely used in the central signal processing design of the Square Kilometre Array (SKA) as acceleration hardware. The frequency domain acceleration search (FDAS) module is an important part of the…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-07-02 Haomiao Wang , Prabu Thiagaraj , Oliver Sinnen

Due to the emergence of embedded applications in image and video processing, communication and cryptography, improvement of pictorial information for better human perception like deblurring, denoising in several fields such as satellite…

Hardware Architecture · Computer Science 2014-04-16 Chandrajit Pal , Avik Kotal , Asit Samanta , Amlan Chakrabarti , Ranjan Ghosh

High-throughput imaging workflows, such as Parallel Rapid Imaging with Spectroscopic Mapping (PRISM), generate data at rates that exceed conventional real-time processing capabilities. We present a scalable FPGA-based preprocessing pipeline…

Hardware Architecture · Computer Science 2025-11-26 Weichien Liao

The growing adoption of Deep Learning (DL) applications in the Internet of Things has increased the demand for energy-efficient accelerators. Field Programmable Gate Arrays (FPGAs) offer a promising platform for such acceleration due to…

Hardware Architecture · Computer Science 2025-04-15 Chao Qian