English
Related papers

Related papers: Design of a Unified Transport Triggered Processor …

200 papers

In order to meet the requirement of high data rates for the next generation wireless systems, the efficient implementation of receiver algorithms is essential. On the other hand, the rapid development of technology motivates the…

Hardware Architecture · Computer Science 2015-01-20 Shahriar Shahabuddin , Janne Janhunen , Markku Juntti

Recently, accelerators for extremely quantized deep neural network (DNN) inference with operand widths as low as 1-bit have gained popularity due to their ability to largely cut down energy cost per inference. In this paper, a flexible SoC…

Hardware Architecture · Computer Science 2022-11-22 Maarten Molendijk , Floran de Putter , Manil Gomony , Pekka Jääskeläinen , Henk Corporaal

Conventional turbo codes (CTCs) usually employ a block-oriented interleaving so that each block is separately encoded and decoded. As interleaving and de-interleaving are performed within a block, the message-passing process associated with…

Information Theory · Computer Science 2007-07-13 Yan-Xiu Zheng , Yu T. Su

This paper presents the FPGA hardware design of a turbo decoder for the cdma2000 standard. The work includes a study and mathematical analysis of the turbo decoding process, based on the MAX-Log-MAP algorithm. Results of decoding for a…

Hardware Architecture · Computer Science 2014-04-24 Maribell Sacanamboy Franco , Fabio G. Guerrero

We propose without loss of generality strategies to achieve a high-throughput FPGA-based architecture for a QC-LDPC code based on a circulant-1 identity matrix construction. We present a novel representation of the parity-check matrix (PCM)…

Hardware Architecture · Computer Science 2015-05-12 Swapnil Mhaske , Hojin Kee , Tai Ly , Ahsan Aziz , Predrag Spasojevic

An ultra-high throughput low-density parity check (LDPC) decoder with an unrolled full-parallel architecture is proposed, which achieves the highest decoding throughput compared to previously reported LDPC decoders in the literature. The…

With the use of belief propagation (BP) decoding algorithm, low-density parity-check (LDPC) codes can achieve near-Shannon limit performance. In order to evaluate the error performance of LDPC codes, simulators running on CPUs are commonly…

Information Theory · Computer Science 2012-07-30 Yue Zhao , Francis C. M. Lau

In this paper, we propose TAPA, an end-to-end framework that compiles a C++ task-parallel dataflow program into a high-frequency FPGA accelerator. Compared to existing solutions, TAPA has two major advantages. First, TAPA provides a set of…

Hardware Architecture · Computer Science 2024-10-18 Licheng Guo , Yuze Chi , Jason Lau , Linghao Song , Xingyu Tian , Moazin Khatti , Weikang Qiao , Jie Wang , Ecenur Ustun , Zhenman Fang , Zhiru Zhang , Jason Cong

Turbo code is a great achievement in the field of communication system. It can be created by connecting a turbo encoder and a decoder serially. A Turbo encoder is build with parallel concatenation of two simple convolutional codes. By…

Information Theory · Computer Science 2010-05-31 Akash Kumar Gupta , Sanjeet Kumar

The development of multicore architectures supporting parallel data processing has led to a paradigm shift, which affects communication systems significantly. This article provides a scalable parallel approach of an iterative LDPC decoder,…

Information Theory · Computer Science 2020-01-31 Jan Broulim , Alexander Ayriyan , Vjaceslav Georgiev , Hovik Grigorian

For high throughput applications, turbo-like iterative decoders are implemented with parallel architectures. However, to be efficient parallel architectures require to avoid collision accesses i.e. concurrent read/write accesses should not…

Hardware Architecture · Computer Science 2010-02-23 Cyrille Chavet , Philippe Coussy , Eric Martin , Pascal Urard

We present a novel algorithm that solves the turbo code LP decoding problem in a fininte number of steps by Euclidean distance minimizations, which in turn rely on repeated shortest path computations in the trellis graph representing the…

Information Theory · Computer Science 2014-03-18 Michael Helmling , Stefan Ruzika

The process of turbo-code decoding starts with the formation of a posteriori probabilities (APPs) for each data bit, which is followed by choosing the data-bit value that corresponds to the maximum a posteriori (MAP) probability for that…

Information Theory · Computer Science 2009-03-26 Mihai Timis

Iterative processing is widely adopted nowadays in modern wireless receivers for advanced channel codes like turbo and LDPC codes. Extension of this principle with an additional iterative feedback loop to the demapping function has proven…

Information Theory · Computer Science 2015-06-04 Salim Haddad , Amer Baghdadi , Michel Jezequel

This paper propose a decoder architecture for low-density parity-check convolutional code (LDPCCC). Specifically, the LDPCCC is derived from a quasi-cyclic (QC) LDPC block code. By making use of the quasi-cyclic structure, the proposed…

Information Theory · Computer Science 2016-11-17 Chiu-Wing Sham , Xu Chen , Francis C. M. Lau , Yue Zhao , Wai M. Tam

Low-level sensory data processing in many Internet-of-Things (IoT) devices pursue energy efficiency by utilizing sleep modes or slowing the clocking to the minimum. To curb the share of stand-by power dissipation in those designs,…

Signal Processing · Electrical Eng. & Systems 2019-06-12 Mehdi Safarpour , Ilkka Hautala , Miguel Bordallo Lopez , Olli Silven

This paper presents TurboNet, a novel model-driven deep learning (DL) architecture for turbo decoding that combines DL with the traditional max-log-maximum a posteriori (MAP) algorithm. To design TurboNet, we unfold the original iterative…

Signal Processing · Electrical Eng. & Systems 2019-05-28 Yunfeng He , Jing Zhang , Chao-Kai Wen , Shi Jin

Coded modulation is a key technique to increase the spectral efficiency of coherent optical communication systems. Two popular strategies for coded modulation are turbo trellis-coded modulation (TTCM) and bit-interleaved coded modulation…

Information Theory · Computer Science 2017-10-12 Eric Sillekens , Alex Alvarado , Chigo Okonkwo , Benn C. Thomsen

Low-density parity check (LDPC) codes have been extensively applied in mobile communication systems due to their excellent error correcting capabilities. However, their broad adoption has been hindered by the high complexity of the LDPC…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-12-18 Roohollah Amiri , Hani Mehrpouyan

We consider the problem of transposing tensors of arbitrary dimension and describe TTC, an open source domain-specific parallel compiler. TTC generates optimized parallel C++/CUDA C code that achieves a significant fraction of the system's…

Mathematical Software · Computer Science 2016-07-06 Paul Springer , Aravind Sankaran , Paolo Bientinesi
‹ Prev 1 2 3 10 Next ›