English
Related papers

Related papers: Dominant block guided optimal cache size estimatio…

200 papers

This paper considers heterogeneous coded caching where the users have unequal distortion requirements. The server is connected to the users via an error-free multicast link and designs the users' cache sizes subject to a total memory…

Information Theory · Computer Science 2018-02-28 Abdelrahman M. Ibrahim , Ahmed A. Zewail , Aylin Yener

The efficiency of Large Language Model~(LLM) inference is often constrained by substantial memory bandwidth and capacity demands. Existing techniques, such as pruning, quantization, and mixture of experts/depth, reduce memory capacity…

Hardware Architecture · Computer Science 2025-04-23 Rui Xie , Asad Ul Haq , Linsen Ma , Yunhua Fang , Zirak Burzin Engineer , Liu Liu , Tong Zhang

In recent years, high interest in using Virtual Machines (VMs) in data centers and Cloud computing has significantly increased the demand for high-performance data storage systems. Recent studies suggest using SSDs as a caching layer for…

Hardware Architecture · Computer Science 2018-05-04 Saba Ahmadian , Onur Mutlu , Hossein Asadi

We propose overcoming the memory capacity limitation of GPUs with high-capacity Storage-Class Memory (SCM) and DRAM cache. By significantly increasing the memory capacity with SCM, the GPU can capture a larger fraction of the memory…

Hardware Architecture · Computer Science 2024-03-15 Jeongmin Hong , Sungjun Cho , Geonwoo Park , Wonhyuk Yang , Young-Ho Gong , Gwangsun Kim

Caches are used to reduce the speed differential between the CPU and memory to improve the performance of modern processors. However, attackers can use contention-based cache timing attacks to steal sensitive information from victim…

Cryptography and Security · Computer Science 2024-06-13 Quancheng Wang , Xige Zhang , Han Wang , Yuzhe Gu , Ming Tang

Multi-core architectures feature an intricate hierarchy of cache memories, with multiple levels and sizes. To adequately decompose an application according to the traits of a particular memory hierarchy is a cumbersome task that may be…

Distributed, Parallel, and Cluster Computing · Computer Science 2015-11-20 Hervé Paulino , Nuno Delgado

To mitigate the performance gap between CPU and the main memory, multi-level cache architectures are widely used in modern processors. Therefore, modeling the behaviors of the downstream caches becomes a critical part of the processor…

Hardware Architecture · Computer Science 2020-10-13 Ming Ling , Jiancong Ge , Guangmin Wang

Distributed optimization algorithms are widely used in many industrial machine learning applications. However choosing the appropriate algorithm and cluster size is often difficult for users as the performance and convergence rate of…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-02-21 Xinghao Pan , Shivaram Venkataraman , Zizheng Tai , Joseph Gonzalez

Model Predictive Control (MPC) is an optimal control algorithm with strong stability and robustness guarantees. Despite its popularity in robotics and industrial applications, the main challenge in deploying MPC is its high computation…

Systems and Control · Electrical Eng. & Systems 2024-12-31 Camilo Gonzalez , Houshyar Asadi , Lars Kooijman , Chee Peng Lim

Deep learning recommendation systems serve personalized content under diverse tail-latency targets and input-query loads. In order to do so, state-of-the-art recommendation models rely on terabyte-scale embedding tables to learn user…

Hardware Architecture · Computer Science 2023-02-22 Samuel Hsia , Udit Gupta , Bilge Acun , Newsha Ardalani , Pan Zhong , Gu-Yeon Wei , David Brooks , Carole-Jean Wu

The demand for high performance embedded processors, for consumer electronics, is rapidly increasing for the past few years. Many of these embedded processors depend upon custom built Instruction Ser Architecture (ISA) such as game…

Hardware Architecture · Computer Science 2012-04-06 Muhammad Adeel Akram , Aamir Khan , Muhammad Masood Sarfaraz

The memory hierarchy has a high impact on the performance and power consumption in the system. Moreover, current embedded systems, included in mobile devices, are specifically designed to run multimedia applications, which are memory…

Hardware Architecture · Computer Science 2023-03-29 Josefa Díaz Álvarez , José L. Risco-Martín , J. Manuel Colmenar

Coded caching is a technique that generalizes conventional caching and promises significant reductions in traffic over caching networks. However, the basic coded caching scheme requires that each file hosted in the server be partitioned…

Information Theory · Computer Science 2018-02-20 Li Tang , Aditya Ramamoorthy

A robust Learning Model Predictive Controller (LMPC) for uncertain systems performing iterative tasks is presented. At each iteration of the control task the closed-loop state, input and cost are stored and used in the controller design.…

Systems and Control · Electrical Eng. & Systems 2021-07-06 Ugo Rosolia , Xiaojing Zhang , Francesco Borrelli

In multithreaded applications with high degree of data sharing, the miss rate of private cache is shown to exhibit a compulsory miss component. It manifests because at least some of the shared data originates from other cores and can only…

Hardware Architecture · Computer Science 2016-02-04 Leonid Yavits , Amir Morad , Ran Ginosar

We propose a machine learning-driven optimisation framework for analog circuit design in this paper. The primary objective is to determine the device sizes for the optimal performance of analog circuits for a given set of specifications.…

Neural and Evolutionary Computing · Computer Science 2024-12-16 Ria Rashid , Komala Krishna , Clint Pazhayidam George , Nandakumar Nambath

This paper is focused on improving multi-GPU performance of a research CFD code on structured grids. MPI and OpenACC directives are used to scale the code up to 16 GPUs. This paper shows that using 16 P100 GPUs and 16 V100 GPUs can be…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-06-10 Weicheng Xue , Charles W. Jackson , Christoper J. Roy

Aligning future system design with the ever-increasing compute needs of large language models (LLMs) is undoubtedly an important problem in today's world. Here, we propose a general performance modeling methodology and workload analysis of…

Hardware Architecture · Computer Science 2024-07-23 Joyjit Kundu , Wenzhe Guo , Ali BanaGozar , Udari De Alwis , Sourav Sengupta , Puneet Gupta , Arindam Mallik

Model Predictive Control (MPC) can be applied to safety-critical control problems, providing closed-loop safety and performance guarantees. Implementation of MPC controllers requires solving an optimization problem at every sampling…

Systems and Control · Electrical Eng. & Systems 2025-03-27 Nicolas Chatzikiriakos , Kim P. Wabersich , Felix Berkel , Patricia Pauli , Andrea Iannelli

A key characteristic of deep recommendation models is the immense memory requirements of their embedding tables. These embedding tables can often reach hundreds of gigabytes which increases hardware requirements and training cost. A common…