English
Related papers

Related papers: A Wrapper of PCI Express with FIFO Interfaces base…

200 papers

Fully homomorphic encryption (FHE) is in the spotlight as a definitive solution for privacy, but the high computational overhead of FHE poses a challenge to its practical adoption. Although prior studies have attempted to design ASIC…

Hardware Architecture · Computer Science 2024-04-02 Sangpyo Kim , Jongmin Kim , Jaeyoung Choi , Jung Ho Ahn

This work gives an overview of the PCI-Express board $\pi$LUP, focusing on the motivation that led to its development, the technological choices adopted and its performance. The $\pi$LUP card was designed by INFN and University of Bologna…

FPGA is a hardware architecture based on a matrix of programmable and configurable logic circuits thanks to which a large number of functionalities inside the device can be modified using a hardware description language. These…

Cryptography and Security · Computer Science 2023-01-06 Ridha Ghayoula , Jaouhar Fattahi , Amor Smida , Issam El Gmati , Emil Pricop , Marwa Ziadia

In data communication via internet, security is becoming one of the most influential aspects. One way to support it is by classifying and filtering ethernet packets within network devices. Packet classification is a fundamental task for…

Hardware Architecture · Computer Science 2016-11-21 Arief Wicaksana , Arif Sasongko

FPGAs are increasingly gaining traction in cloud and edge computing environments due to their hardware flexibility, low latency, and low energy consumption. However, the existing hardware stack of FPGA and the host-FPGA connectivity does…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-04 Masudul Hassan Quraishi , Michael Riera , Fengbo Ren , Aman Arora , Aviral Shrivastava

While embedded FPGAs are attractive platforms for DNN acceleration on edge-devices due to their low latency and high energy efficiency, the scarcity of resources of edge-scale FPGA devices also makes it challenging for DNN deployment. In…

Computer Vision and Pattern Recognition · Computer Science 2019-04-10 Cong Hao , Xiaofan Zhang , Yuhong Li , Sitao Huang , Jinjun Xiong , Kyle Rupnow , Wen-mei Hwu , Deming Chen

Though CNNs are highly parallel workloads, in the absence of efficient on-chip memory reuse techniques, an accelerator for them quickly becomes memory bound. In this paper, we propose a CNN accelerator design for inference that is able to…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-08-26 Kingshuk Majumder , Shubham Nema , Uday Bondhugula

Unlike traditional PCIe-based FPGA accelerators, heterogeneous SoC-FPGA devices provide tighter integrations between software running on CPUs and hardware accelerators. Modern heterogeneous SoC-FPGA platforms support multiple I/O cache…

Hardware Architecture · Computer Science 2019-08-06 Seung Won Min , Sitao Huang , Mohamed El-Hadedy , Jinjun Xiong , Deming Chen , Wen-mei Hwu

Vision Transformers (ViTs) have achieved significant success in computer vision. However, their intensive computations and massive memory footprint challenge ViTs' deployment on embedded devices, calling for efficient ViTs. Among them,…

Hardware Architecture · Computer Science 2024-04-01 Haikuo Shao , Huihong Shi , Wendong Mao , Zhongfeng Wang

We designed and implemented a direct memory access (DMA) architecture of PCI-Express(PCIe) between Xilinx Field Program Gate Array(FPGA) and Freescale PowerPC. The DMA architecture based on FPGA is compatible with the Xilinx PCIe core while…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-09-21 Kun Cheng , Weiyue Liu , Qi Shen , Shengkai Liao

The traditional USB 3.0 communication based on FPGA uses an external chip as a USB PHY or a USB controller including a USB PHY. This paper realizes a USB 3.0 controller by using FPGA resources, in which FPGA logic realizes a serial…

Hardware Architecture · Computer Science 2023-01-30 Zhe Ning , Yunhua Sun

Memory bandwidth is known to be a performance bottleneck for FPGA accelerators, especially when they deal with large multi-dimensional data-sets. A large body of work focuses on reducing of off-chip transfers, but few authors try to improve…

Hardware Architecture · Computer Science 2024-01-23 Corentin Ferry , Nicolas Derumigny , Steven Derrien , Sanjay Rajopadhye

The rapid growth of Internet-of-things (IoT) and artificial intelligence applications have called forth a new computing paradigm--edge computing. In this paper, we study the suitability of deploying FPGAs for edge computing from the…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-04-19 Saman Biookaghazadeh , Fengbo Ren , Ming Zhao

This paper presents SynapticCore-X, a modular and resource-efficient neural processing architecture optimized for deployment on low-cost FPGA platforms. The design integrates a lightweight RV32IMC RISC-V control core with a configurable…

Hardware Architecture · Computer Science 2025-11-18 Arya Parameshwara

A common theme of data acquisition systems is the transport of data from digitising front-end modules to stable storage and online analysis. A good choice today is to base this on the ubiquitous, commercially and cheaply available Ethernet…

Instrumentation and Detectors · Physics 2020-03-30 H. T. Johansson , A. Furufors , P. Klenze

The rapid advancement of Radio Frequency System-onChip (RFSoC) technology from Xilinx (AMD) has enabled the integration of high-speed data converters and programmable logic within a single package. RFSoC platforms are already widely adopted…

Transformer neural networks (TNN) excel in natural language processing (NLP), machine translation, and computer vision (CV) without relying on recurrent or convolutional layers. However, they have high computational and memory demands,…

Hardware Architecture · Computer Science 2025-12-30 Ehsan Kabir , Jason D. Bakos , David Andrews , Miaoqing Huang

The need for wireless communication has driven the communication systems to high performance. However, the main bottleneck that affects the communication capability is the Fast Fourier Transform (FFT), which is the core of most modulators.…

Signal Processing · Electrical Eng. & Systems 2018-08-09 Rozita Teymourzadeh , Yazan Samir , Masuri Othman , Mok Vee Hong

Achieving maximum possible rate of inferencing with minimum hardware resources plays a major role in reducing enterprise operational costs. In this paper we explore use of PCIe streaming on FPGA based platforms to achieve high throughput.…

Performance · Computer Science 2021-10-25 Piyush Manavar , Manoj Nambiar , Nupur Sumeet , Rekha Singhal , Sharod Choudhary , Amey Pandit

Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable…

Hardware Architecture · Computer Science 2010-07-27 Sherif Welsen Shaker , Salwa Hussien Elramly , Khaled Ali Shehata