English
Related papers

Related papers: Accelerating Algorithms using a Dataflow Graph in …

200 papers

In dataflow representations for signal processing systems, applications are represented as directed graphs in which vertices represent computations and edges correspond to buffers that store data as it passes between computations. The…

Signal Processing · Electrical Eng. & Systems 2018-07-17 Yanzhou Liu , Lee Barford , Shuvra S. Bhattacharyya

The increasing demand for real-time, low-latency artificial intelligence applications has propelled the use of Field-Programmable Gate Arrays (FPGAs) for Convolutional Neural Network (CNN) implementations. FPGAs offer reconfigurability,…

Hardware Architecture · Computer Science 2025-10-06 Philippe Magalhães , Virginie Fresse , Benoît Suffran , Olivier Alata

FPGAs are an attractive type of accelerator for all-purpose HPC computing systems due to the possibility of deploying tailored hardware on demand. However, the common tools for programming and operating FPGAs are still complex to use,…

Hardware Architecture · Computer Science 2022-09-12 Gabriel Rodriguez-Canal , Nick Brown , Yuri Torres , Arturo Gonzalez-Escribano

The growing adoption of Deep Learning (DL) applications in the Internet of Things has increased the demand for energy-efficient accelerators. Field Programmable Gate Arrays (FPGAs) offer a promising platform for such acceleration due to…

Hardware Architecture · Computer Science 2025-04-15 Chao Qian

One of the cornerstones of the field of signal processing on graphs are graph filters, direct analogues of classical filters, but intended for signals defined on graphs. This work brings forth new insights on the distributed graph filtering…

Machine Learning · Computer Science 2017-09-18 Elvin Isufi , Andreas Loukas , Andrea Simonetto , Geert Leus

Graphics Processing Units (GPUs) have become the standard in accelerating scientific applications on heterogeneous systems. However, as GPUs are getting faster, one potential performance bottleneck with GPU-accelerated applications is the…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-05-01 Jonah Ekelund , Stefano Markidis , Ivy Peng

The computation of time-optimal velocity profiles along prescribed paths, subject to generic acceleration constraints, is a crucial problem in robot trajectory planning, with particular relevance to autonomous racing. However, the existing…

Robotics · Computer Science 2026-01-08 Mattia Piazza , Mattia Piccinini , Sebastiano Taddei , Francesco Biral , Enrico Bertolazzi

We introduce FastGraph, a novel GPU-optimized k-nearest neighbor algorithm specifically designed to accelerate graph construction in low-dimensional spaces (2-10 dimensions), critical for high-performance graph neural networks. Our method…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-11-14 Aarush Agarwal , Raymond He , Jan Kieseler , Matteo Cremonesi , Shah Rukh Qasim

Accurate simulations of various physical processes on digital computers requires huge computing performance, therefore accelerating these scientific and engineering applications has a great importance. Density of programmable logic devices…

Performance · Computer Science 2014-08-26 Zoltan Nagy , Csaba Nemes , Antal Hiba , Arpad Csik , Andras Kiss , Miklos Ruszinko , Peter Szolgay

FPGA overlays are commonly implemented as coarse-grained reconfigurable architectures with a goal to improve designers' productivity through balancing flexibility and ease of configuration of the underlying fabric. To truly facilitate full…

Hardware Architecture · Computer Science 2016-06-22 Ho-Cheung Ng , Cheng Liu , Hayden Kwok-Hay So

In this paper, we propose a methodology for partitioning and mapping computational intensive applications in reconfigurable hardware blocks of different granularity. A generic hybrid reconfigurable architecture is considered so as the…

Hardware Architecture · Computer Science 2011-11-09 M. D. Galanis , A. Milidonis , G. Theodoridis , D. Soudris , C. E. Goutis

The use of FPGAs for efficient graph processing has attracted significant interest. Recent memory subsystem upgrades including the introduction of HBM in FPGAs promise to further alleviate memory bottlenecks. However, modern multi-channel…

Hardware Architecture · Computer Science 2022-03-08 Xinyu Chen , Yao Chen , Feng Cheng , Hongshi Tan , Bingsheng He , Weng-Fai Wong

In natural language processing (NLP), the "Transformer" architecture was proposed as the first transduction model replying entirely on self-attention mechanisms without using sequence-aligned recurrent neural networks (RNNs) or convolution,…

Distributed, Parallel, and Cluster Computing · Computer Science 2020-07-20 Bingbing Li , Santosh Pandey , Haowen Fang , Yanjun Lyv , Ji Li , Jieyang Chen , Mimi Xie , Lipeng Wan , Hang Liu , Caiwen Ding

Digital Signal Processing functions are widely used in real time high speed applications. Those functions are generally implemented either on ASICs with inflexibility, or on FPGAs with bottlenecks of relatively smaller utilization factor or…

Other Computer Science · Computer Science 2013-06-04 Amitabha Sinha , Soumojit Acharyya , Suranjan Chakraborty , Mitrava Sarkar

Graph neural networks (GNNs) have gained significant interest for applications such as citation network analysis and drug discovery due to their ability to apply machine learning techniques on graph-structured data. GNNs typically employ a…

Hardware Architecture · Computer Science 2026-05-28 Siddhartha Raman Sundara Raman , Lizy John , Jaydeep P. Kulkarni

Depth-first search (DFS) is the basis for many efficient graph algorithms. We introduce general techniques for the efficient implementation of DFS-based graph algorithms and exemplify them on three algorithms for computing strongly…

Data Structures and Algorithms · Computer Science 2017-03-30 Kurt Mehlhorn , Stefan Näher , Peter Sanders

Particle Image Velocimetry (PIV) is a method of im-aging and analysing fields of flows. The PIV tech-niques compute and display all the motion vectors of the field in a resulting image. Speeds more than thou-sand vectors per second can be…

Hardware Architecture · Computer Science 2008-07-24 Alain Aubert , Nathalie Bochard , Virginie Fresse

Designing and optimizing FPGA overlays is a complex and time-consuming process, often requiring multiple trial-and-error iterations to determine a suitable configuration. This paper presents an AI-driven approach to optimizing FPGA overlay…

Machine Learning · Computer Science 2025-03-11 Rasha Karakchi

Field-Programmable Gate Arrays (FPGAs) are widely used in the central signal processing design of the Square Kilometre Array (SKA) as acceleration hardware. The frequency domain acceleration search (FDAS) module is an important part of the…

Distributed, Parallel, and Cluster Computing · Computer Science 2018-07-02 Haomiao Wang , Prabu Thiagaraj , Oliver Sinnen

Implementing convolutional neural networks (CNNs) on field-programmable gate arrays (FPGAs) has emerged as a promising alternative to GPUs, offering lower latency, greater power efficiency and greater flexibility. However, this development…

Hardware Architecture · Computer Science 2025-10-21 Philippe Magalhães , Virginie Fresse , Benoît Suffran , Olivier Alata