English
Related papers

Related papers: Self-Partial and Dynamic Reconfiguration Implement…

200 papers

Field Programmable Gate Array (FPGA) is widely used in acceleration of deep learning applications because of its reconfigurability, flexibility, and fast time-to-market. However, conventional FPGA suffers from the tradeoff between chip area…

Evolvable hardware combines the powerful search capability of evolutionary algorithms with the flexibility of reprogrammable devices, thereby providing a natural framework for reconfiguration. This framework has generated an interest in…

Performance · Computer Science 2007-05-23 Garrison W. Greenwood

FPGAs provide a flexible and efficient platform to accelerate rapidly-changing algorithms for computer vision. The majority of existing work focuses on accelerating image classification, while other fundamental vision problems, including…

Image and Video Processing · Electrical Eng. & Systems 2020-03-25 Qijing Huang , Dequan Wang , Yizhao Gao , Yaohui Cai , Zhen Dong , Bichen Wu , Kurt Keutzer , John Wawrzynek

FPGAs are increasingly gaining traction in cloud and edge computing environments due to their hardware flexibility, low latency, and low energy consumption. However, the existing hardware stack of FPGA and the host-FPGA connectivity does…

Distributed, Parallel, and Cluster Computing · Computer Science 2025-03-04 Masudul Hassan Quraishi , Michael Riera , Fengbo Ren , Aman Arora , Aviral Shrivastava

In the presence of dynamic insertions and deletions into a partially reconfigurable FPGA, fragmentation is unavoidable. This poses the challenge of developing efficient approaches to dynamic defragmentation and reallocation. One key aspect…

Data Structures and Algorithms · Computer Science 2017-02-27 Sándor P. Fekete , Jan-Marc Reinhardt , Christian Scheffer

A fixed length tweakable enciphering scheme (TES) is the appropriate cryptographic functionality for low level disk encryption. Research on TES over the last two decades have led to a number of proposals many of which have already been…

Cryptography and Security · Computer Science 2024-08-27 Debrup Chakraborty , Sebati Ghosh , Cuauhtemoc Mancillas-Lopez , Palash Sarkar

Reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), have been witnessing a considerable increase in density. State-of-the-art FPGAs are complex hybrid devices that contain up to several millions of gates. Recently,…

Distributed, Parallel, and Cluster Computing · Computer Science 2019-04-12 Issam Damaj

Modern field programmable gate array(FPGA) can be partially dynamically reconfigurable with heterogeneous resources distributed on the chip. And FPGA-based partially dynamically reconfigurable system(FPGA-PDRS) can be used to accelerate…

Systems and Control · Electrical Eng. & Systems 2022-12-13 Bo Ding , Jinglei Huang , Junpeng Wang , Qi Xu , Song Chen , Yi Kang

In this work, we propose a new approach towards the efficient optimization and implementation of reservoir computing hardware reducing the required domain expert knowledge and optimization effort. First, we adapt the reservoir input mask to…

Emerging Technologies · Computer Science 2018-10-31 Bogdan Penkovsky , Laurent Larger , Daniel Brunner

Embedded systems are parts of our daily life and used in many fields. They can be found in smartphones or in modern cars including GPS, light/rain sensors and other electronic assistance mechanisms. These systems may handle sensitive data…

Cryptography and Security · Computer Science 2016-02-23 Pascal Cotret , Guy Gogniat , Martha Johanna Sepulveda Florez

Cryptographic algorithms are computationally costly and the challenge is more if we need to execute them in resource constrained embedded systems. Field Programmable Gate Arrays (FPGAs) having programmable logic de- vices and processing…

Hardware Architecture · Computer Science 2014-02-20 Sruti Agarwal , Sangeet Saha , Rourab Paul , Amlan Chakrabarti

This paper details Implementation of the Encryption algorithm AES under VHDL language In FPGA by using different architecture of mixcolumn. We then review this research investigates the AES algorithm in FPGA and the Very High Speed…

Cryptography and Security · Computer Science 2012-09-17 Sliman Arrag , Abdellatif Hamdoun , Abderrahim Tragha , Salah eddine Khamlich

Hardware acceleration of database query processing can be done with the help of FPGAs. In particular, they are partially reconfigurable during runtime, which allows for the runtime adaption of the hardware to a variety of queries.…

Databases · Computer Science 2020-01-30 Lekshmi B. G. , Andreas Becher , Klaus Meyer-Wegener

Hardware acceleration of database query processing can be done with the help of FPGAs. In particular, they are partially reconfigurable at runtime, which allows for the runtime adaption of the hardware to a variety of queries.…

Databases · Computer Science 2020-05-05 Lekshmi B. G. , Andreas Becher , Klaus Meyer-Wegener

With the increasing awareness of privacy protection and data fragmentation problem, federated learning has been emerging as a new paradigm of machine learning. Federated learning tends to utilize various privacy preserving mechanisms to…

Cryptography and Security · Computer Science 2020-07-23 Zhaoxiong Yang , Shuihai Hu , Kai Chen

The hybrid hiding encryption algorithm, as its name implies, embraces concepts from both steganography and cryptography. In this exertion, an improved micro-architecture Field Programmable Gate Array (FPGA) implementation of this algorithm…

Cryptography and Security · Computer Science 2011-11-09 Hala A. Farouk , Magdy Saeb

The almost unlimited possibilities to customize the logic in an FPGA are one of the main reasons for the versatility of these devices. Partial reconfiguration exploits this capability even further by allowing to replace logic in predefined…

Instrumentation and Detectors · Physics 2024-08-19 Marvin Fuchs , Hendrik Krause , Timo Muscheid , Lukas Scheller , Luis E. Ardila-Perez , Oliver Sander

Development of modern integrated circuit technologies makes it feasible to develop cheaper, faster and smaller special purpose signal processing function circuits. Digital Signal processing functions are generally implemented either on…

Hardware Architecture · Computer Science 2013-06-04 Amitabha Sinha , Mitrava Sarkar , Soumojit Acharyya , Suranjan Chakraborty

When designing modern embedded computing systems, most software programmers choose to use multicore processors, possibly in combination with general-purpose graphics processing units (GPGPUs) and/or hardware accelerators. They also often…

Hardware Architecture · Computer Science 2015-08-31 Lesley Shannon , Eric Matthews , Nicholas Doyle , Alexandra Fedorova

FPGA-based heterogeneous architectures provide programmers with the ability to customize their hardware accelerators for flexible acceleration of many workloads. Nonetheless, such advantages come at the cost of sacrificing programmability.…

Hardware Architecture · Computer Science 2018-07-05 Jason Cong , Zhenman Fang , Yuchen Hao , Peng Wei , Cody Hao Yu , Chen Zhang , Peipei Zhou