English
Related papers

Related papers: Boosting XML Filtering with a Scalable FPGA-based …

200 papers

Modular extremely large-scale MIMO (XL-MIMO) architectures combined with wireless fronthaul provide a scalable alternative to monolithic arrays, but their performance is sensitive to hardware impairments and resource allocation strategies.…

Signal Processing · Electrical Eng. & Systems 2026-05-25 Özlem Tuğfe Demir

Embedded systems are parts of our daily life and used in many fields. They can be found in smartphones or in modern cars including GPS, light/rain sensors and other electronic assistance mechanisms. These systems may handle sensitive data…

Cryptography and Security · Computer Science 2016-02-23 Pascal Cotret , Guy Gogniat , Martha Johanna Sepulveda Florez

An existing hybrid MPI-OpenMP scheme is augmented with a CUDA-based fine grain parallelization approach for multidimensional distributed Fourier transforms, in a well-characterized pseudospectral fluid turbulence code. Basics of the hybrid…

Computational Physics · Physics 2018-08-07 Duane Rosenberg , Pablo D. Mininni , Raghu Reddy , Annick Pouquet

It is a challenging task to deploy computationally and memory intensive State-of-the-art deep neural networks (DNNs) on embedded systems with limited hardware resources and power budgets. Recently developed techniques like Deep Compression…

Computer Vision and Pattern Recognition · Computer Science 2018-04-13 Yuechao Gao , Nianhong Liu , Sheng Zhang

Despite all the available commercial and open-source frameworks to ease deploying FPGAs in accelerating applications, the current schemes fail to support sharing multiple accelerators among various applications. There are three main…

Hardware Architecture · Computer Science 2019-10-02 Siavash Rezaei , Eli Bozorgzadeh , Kanghee Kim

Mixed-precision neural networks (MPNNs) that enable the use of just enough data width for a deep learning task promise significant advantages of both inference accuracy and computing overhead. FPGAs with fine-grained reconfiguration…

Hardware Architecture · Computer Science 2023-08-23 Erjing Luo , Haitong Huang , Cheng Liu , Guoyu Li , Bing Yang , Ying Wang , Huawei Li , Xiaowei Li

Our toolchain for accelerating application called Courier-FPGA, is designed for utilize the processing power of CPU-FPGA platforms for software programmers and non-expert users. It automatically gathers runtime information of library…

Distributed, Parallel, and Cluster Computing · Computer Science 2014-08-22 Takaaki Miyajima , David Thomas , Hideharu Amano

FPGA accelerators on the NIC enable the offloading of expensive packet processing tasks from the CPU. However, FPGAs have limited resources that may need to be shared among diverse applications, and programming them is difficult. We present…

Molecular similarity search has been widely used in drug discovery to identify structurally similar compounds from large molecular databases rapidly. With the increasing size of chemical libraries, there is growing interest in the efficient…

Hardware Architecture · Computer Science 2021-09-15 Hongwu Peng , Shiyang Chen , Zhepeng Wang , Junhuan Yang , Scott A. Weitze , Tong Geng , Ang Li , Jinbo Bi , Minghu Song , Weiwen Jiang , Hang Liu , Caiwen Ding

The torrential influx of floating-point data from domains like IoT and HPC necessitates high-performance lossless compression to mitigate storage costs while preserving absolute data fidelity. Leveraging GPU parallelism for this task…

Databases · Computer Science 2025-11-12 Zheng Li , Weiyan Wang , Ruiyuan Li , Chao Chen , Xianlei Long , Linjiang Zheng , Quanqing Xu , Chuanhui Yang

Processing data received as a stream is a task commonly performed by modern embedded devices, in a wide range of applications such as multimedia (encoding/decoding/ playing media), networking (switching and routing), digital security,…

Hardware Architecture · Computer Science 2014-03-31 I. B. Nawinne , M. S. Wickramasinghe , R. G. Ragel , S. Radhakrishnan

Productivity issues such as lengthy compilation and limited code reuse have restricted usage of field-programmable gate arrays (FPGAs), despite significant technical advantages. Recent work into overlays -- virtual coarse-grained…

Hardware Architecture · Computer Science 2017-05-09 David Wilson , Greg Stitt

In this paper, we propose TAPA, an end-to-end framework that compiles a C++ task-parallel dataflow program into a high-frequency FPGA accelerator. Compared to existing solutions, TAPA has two major advantages. First, TAPA provides a set of…

Hardware Architecture · Computer Science 2024-10-18 Licheng Guo , Yuze Chi , Jason Lau , Linghao Song , Xingyu Tian , Moazin Khatti , Weikang Qiao , Jie Wang , Ecenur Ustun , Zhenman Fang , Zhiru Zhang , Jason Cong

The growing volumes of XML data sources on the Web or produced by enterprises, organizations etc. raise many performance challenges for data management applications. In this work, we are concerned with the distributed, peer-to-peer…

Databases · Computer Science 2011-12-13 Konstantinos Karanasos , Asterios Katsifodimos , Ioana Manolescu , Spyros Zoupanos

In this work, we present a new approach to high level synthesis (HLS), where high level functions are first mapped to an architectural template, before hardware synthesis is performed. As FPGA platforms are especially suitable for…

Hardware Architecture · Computer Science 2016-06-22 Shaoyi Cheng , John Wawrzynek

Contemporary field-programmable gate arrays (FPGAs) are predestined for the application of finite impulse response (FIR) filters. Their embedded digital signal processing (DSP) blocks for multiply-accumulate operations enable efficient…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-10-13 Philipp Födisch , Artsiom Bryksa , Bert Lange , Wolfgang Enghardt , Peter Kaever

Even though it seems that FPGAs have finally made the transition from research labs to the consumer devices' market, programming them remains challenging. Despite the improvements made by High-Level Synthesis (HLS), which removed the…

Distributed, Parallel, and Cluster Computing · Computer Science 2016-09-02 Roberto Rigamonti , Baptiste Delporte , Anthony Convers , Alberto Dassatti

In stream processing, stream join is one of the critical sources of performance bottlenecks. The sliding-window-based stream join provides a precise result but consumes considerable computational resources. The current solutions lack…

Databases · Computer Science 2018-11-14 Fei Pan , Hans-Arno Jacobsen

Data movement is the dominating factor affecting performance and energy in modern computing systems. Consequently, many algorithms have been developed to minimize the number of I/O operations for common computing patterns. Matrix…

Distributed, Parallel, and Cluster Computing · Computer Science 2021-01-26 Johannes de Fine Licht , Grzegorz Kwasniewski , Torsten Hoefler

FPGA-based hardware accelerators for convolutional neural networks (CNNs) have obtained great attentions due to their higher energy efficiency than GPUs. However, it is challenging for FPGA-based solutions to achieve a higher throughput…

Distributed, Parallel, and Cluster Computing · Computer Science 2017-06-09 Yixing Li , Zichuan Liu , Kai Xu , Hao Yu , Fengbo Ren