Veryl, a hardware description language based on SystemVerilog, offers optimized syntax tailored for logic design, ensuring synthesizability and simplifying common constructs. It prioritizes interoperability with SystemVerilog, allowing for smooth integration with existing projects while maintaining high readability. Additionally, Veryl includes a comprehensive set of development support tools, such as package managers and real-time checkers, to boost productivity and streamline the design process. These features empower designers to conduct high-quality hardware design efficiently.
@article{arxiv.2411.12983,
title = {Veryl: A New Hardware Description Language as an Altarnative to SystemVerilog},
author = {Naoya Hatta and Taichi Ishitani and Ryota Shioya},
journal= {arXiv preprint arXiv:2411.12983},
year = {2024}
}