English

RANC: Reconfigurable Architecture for Neuromorphic Computing

Neural and Evolutionary Computing 2020-12-07 v1 Hardware Architecture Emerging Technologies

Abstract

Neuromorphic architectures have been introduced as platforms for energy efficient spiking neural network execution. The massive parallelism offered by these architectures has also triggered interest from non-machine learning application domains. In order to lift the barriers to entry for hardware designers and application developers we present RANC: a Reconfigurable Architecture for Neuromorphic Computing, an open-source highly flexible ecosystem that enables rapid experimentation with neuromorphic architectures in both software via C++ simulation and hardware via FPGA emulation. We present the utility of the RANC ecosystem by showing its ability to recreate behavior of the IBM's TrueNorth and validate with direct comparison to IBM's Compass simulation environment and published literature. RANC allows optimizing architectures based on application insights as well as prototyping future neuromorphic architectures that can support new classes of applications entirely. We demonstrate the highly parameterized and configurable nature of RANC by studying the impact of architectural changes on improving application mapping efficiency with quantitative analysis based on Alveo U250 FPGA. We present post routing resource usage and throughput analysis across implementations of Synthetic Aperture Radar classification and Vector Matrix Multiplication applications, and demonstrate a neuromorphic architecture that scales to emulating 259K distinct neurons and 73.3M distinct synapses.

Keywords

Cite

@article{arxiv.2011.00624,
  title  = {RANC: Reconfigurable Architecture for Neuromorphic Computing},
  author = {Joshua Mack and Ruben Purdy and Kris Rockowitz and Michael Inouye and Edward Richter and Spencer Valancius and Nirmal Kumbhare and Md Sahil Hassan and Kaitlin Fair and John Mixter and Ali Akoglu},
  journal= {arXiv preprint arXiv:2011.00624},
  year   = {2020}
}

Comments

18 pages, 12 figures, accepted for publication in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. For associated source files see https://github.com/UA-RCL/RANC

R2 v1 2026-06-23T19:49:37.497Z