English

Parametric Systems: Verification and Synthesis

Logic in Computer Science 2019-10-14 v1

Abstract

In this paper we study possibilities of using hierarchical reasoning, symbol elimination and model generation for the verification of parametric systems, where the parameters can be constants or functions. Our goal is to automatically provide guarantees that such systems satisfy certain safety or invariance conditions. We analyze the possibility of automatically generating such guarantees in the form of constraints on parameters. We illustrate our methods on several examples

Keywords

Cite

@article{arxiv.1910.05208,
  title  = {Parametric Systems: Verification and Synthesis},
  author = {Viorica Sofronie-Stokkermans},
  journal= {arXiv preprint arXiv:1910.05208},
  year   = {2019}
}

Comments

39 pages

R2 v1 2026-06-23T11:41:05.245Z