On the Simulation of Time-Triggered Systems on a Chip with BIP
Software Engineering
2011-09-27 v1
Abstract
In this report, we present functional models for software and hardware components of Time-Triggered Systems on a Chip (TTSoC). These are modeled in the asynchronous component based language BIP. We demonstrate the usability of our components for simulation of software which is developed for the TTSoC. Our software comprises services and an application part. Our approach allows us to simulate and validate aspects of the software system at an early stage in the development process and without the need to have the TTSoC hardware at hand.
Keywords
Cite
@article{arxiv.1109.5505,
title = {On the Simulation of Time-Triggered Systems on a Chip with BIP},
author = {Jan Olaf Blech and Benoit Boyer and Thanh Hung Nguyen},
journal= {arXiv preprint arXiv:1109.5505},
year = {2011}
}