F1 - An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments

G. Braun; H. Fischer; J. Franz; A. Grunemaier; F. H. Heinsius; L. Hennig; K. Konigsmann; M. Niebuhr; M. Schierloh; T. Schmidt; H. Schmitt; H. J. Urban

F1 - An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments

High Energy Physics - Experiment 2007-05-23 v1

Authors: G. Braun , H. Fischer , J. Franz , A. Grunemaier , F. H. Heinsius , L. Hennig , K. Konigsmann , M. Niebuhr , M. Schierloh , T. Schmidt , H. Schmitt , H. J. Urban

View on arXiv ↗ PDF ↗

Abstract

A new TDC chip has been developed for the COMPASS experiment at CERN. The resulting ASIC offers an unprecedented degree of flexibility and functionality. Its capability to handle highest hit and trigger input rates as well as its low power consumption makes it an ideal tool for future collider and fixed target experiments. First front-end boards equipped with the F1 chip have been used recently at testbeam experiments at CERN. A functional description and specification for this new TDC chip is presented.

Keywords

TDC chip ASIC COMPASS experiment high rate front-end electronics

Cite

@article{arxiv.hep-ex/9911009,
  title  = {F1 - An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments},
  author = {G. Braun and H. Fischer and J. Franz and A. Grunemaier and F. H. Heinsius and L. Hennig and K. Konigsmann and M. Niebuhr and M. Schierloh and T. Schmidt and H. Schmitt and H. J. Urban},
  journal= {arXiv preprint arXiv:hep-ex/9911009},
  year   = {2007}
}

Comments

5 pages, 5 figures

F1 - An Eight Channel Time-to-Digital Converter Chip for High Rate Experiments

Abstract

Keywords

Cite

Comments

Related papers