The memory wall bottleneck is a key challenge across many data-intensive applications. Multi-level FeFET-based embedded non-volatile memories are a promising solution for denser and more energy-efficient on-chip memory. However, reliable multi-level cell storage requires careful optimizations to minimize the design overhead costs. In this work, we investigate the interplay between FeFET device characteristics, programming schemes, and memory array architecture, and explore different design choices to optimize performance, energy, area, and accuracy metrics for critical data-intensive workloads. From our cross-stack design exploration, we find that we can store DNN weights and social network graphs at a density of over 8MB/mm^2 and sub-2ns read access latency without loss in application accuracy.
@article{arxiv.2106.11757,
title = {Application-driven Design Exploration for Dense Ferroelectric Embedded Non-volatile Memories},
author = {Mohammad Mehdi Sharifi and Lillian Pentecost and Ramin Rajaei and Arman Kazemi and Qiuwen Lou and Gu-Yeon Wei and David Brooks and Kai Ni and X. Sharon Hu and Michael Niemier and Marco Donato},
journal= {arXiv preprint arXiv:2106.11757},
year = {2021}
}